Dual-VT self-timed CMOS logic for low subthreshold current multigigabit synchronous DRAM

被引：0
|
作者：
Korea Advanced Inst of Science and, Technology, Taejon, Korea, Republic of [1 ]
机构：
来源：
IEEE Trans Circuits Syst II Analog Digital Signal Process | / 9卷 / 1263-1271期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 26 条
  • [1] Dual-VT self-timed CMOS logic for low subthreshold current multigigabit synchronous DRAM
    Yoo, HJ
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1998, 45 (09) : 1263 - 1271
  • [2] A low voltage high speed self-timed CMOS logic for the multi-gigabit synchronous DRAM application
    Yoo, HJ
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (08) : 1126 - 1128
  • [3] A Study on Self-Timed Asynchronous Subthreshold Logic
    Lotze, Niklas
    Ortmanns, Maurits
    Manoli, Yiannos
    2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 533 - 540
  • [4] Evaluation of dual-rail CMOS logic styles for self-timed circuits
    Sartori, Giovani H.
    Ribas, Renato P.
    Reis, Andre I.
    24TH NORCHIP CONFERENCE, PROCEEDINGS, 2006, : 197 - +
  • [5] An approach for self-timed synchronous CMOS circuit design
    Walker, A
    Lala, PK
    1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 180 - 184
  • [6] Single-rail self-timed logic circuits in synchronous designs
    Grassert, F
    Timmermann, D
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 495 - 498
  • [7] Self-timed MOS Current Mode Logic for digital applications
    Anis, MH
    Elmasry, MI
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 113 - 116
  • [8] How to Live with Uncertainties: Exploiting the Performance Benefits of Self-Timed Logic In Synchronous Design
    Paci, G.
    Nackaerts, A.
    Catthoor, F.
    Benini, L.
    Marchal, P.
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 550 - +
  • [9] Optimal Dual-VT assignment for low-voltage energy-constrained CMOS circuits
    Samanta, D
    Pal, A
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 193 - 198
  • [10] Analysis and design of lector-based dual-Vt domino logic with reduced leakage current
    Gupta, T. K.
    Pandey, A. K.
    Meena, O. P.
    CIRCUIT WORLD, 2017, 43 (03) : 97 - 104
123