433-MHz 64-b quad-issue RISC microprocessor

被引:0
|
作者
Digital Equipment Corp, Hudson, United States [1 ]
机构
来源
IEEE J Solid State Circuits | / 11卷 / 1687-1696期
关键词
CMOS integrated circuits - Electric power supplies to apparatus - Integrated circuit layout - Integrated circuit manufacture - Reduced instruction set computing - Transistors - VLSI circuits;
D O I
暂无
中图分类号
学科分类号
摘要
A quad-issue custom VLSI microprocessor is described. This microprocessor implements the Alpha architecture and achieves an estimated performance of 13.3 SPECint95 and 18.4 SPECfp95 at 433 MHz. The 9.6 million transistor die measures 14.4 mm × 14.5 mm, and is fabricated in a 0.35-μm, four-metal layer CMOS process. This chip dissipates less than 25 W at 433 MHz using a 2.0 V internal power supply. The design was leveraged from a prior 300-MHz, 3.3-V, 0.50-μm CMOS design. It includes several significant architectural enhancements and required circuit solutions for operation at 2.0 V. The chip will operate at nominal internal power supply voltages up to 2.5 V allowing improved performance at the cost of increased power consumption. At 2.5 V, the chip operates at 500 MHz and delivers 15.4 SPECint95 (est) and 21.1 SPECfp95 (est). This paper describes the chip implementation details and the strategy for efficiently migrating the existing design to the 0.35-μm technology.
引用
收藏
相关论文
共 19 条
  • [1] A 433-MHz 64-b quad-issue RISC microprocessor
    Gronowski, PE
    Bowhill, WJ
    Donchin, DR
    BlakeCampos, RP
    Carlson, DA
    Equi, ER
    Loughlin, BJ
    Mehta, S
    Mueller, RO
    Olesin, A
    Noorlag, DJW
    Preston, RP
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) : 1687 - 1696
  • [2] A 64-b quad-issue CMOS RISC microprocessor
    Gaddis, N
    Lotz, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) : 1697 - 1702
  • [3] A 300-MHz 64-b quad-issue CMOS RISC microprocessor
    Benschneider, BJ
    Black, AJ
    Bowhill, WJ
    Britton, SM
    Dever, DE
    Donchin, DR
    Dupcak, RJ
    Fromm, RM
    Gowan, MK
    Gronowski, PE
    Kantrowitz, M
    Lamere, ME
    Mehta, S
    Meyer, JE
    Mueller, RO
    Olesin, A
    Preston, RP
    Priore, DA
    Santhanam, S
    Smith, MJ
    Wolrich, GM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (11) : 1203 - 1214
  • [4] A 433MHz 64b quad-issue RISC microprocessor
    Gronowski, PE
    Bannon, PJ
    Bertone, MS
    BlakeCampos, RP
    Bouchard, GA
    Bowhill, WJ
    Carlson, DA
    Castelino, RW
    Donchin, DR
    Fromm, RM
    Gowan, MK
    Jain, AK
    Loughlin, BJ
    Mehta, S
    Meyer, JE
    Mueller, RO
    Olesin, A
    Pham, TN
    Preston, RP
    Rubinfeld, PI
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 222 - 223
  • [5] A 200-MHZ 64-B DUAL-ISSUE CMOS MICROPROCESSOR
    DOBBERPUHL, DW
    WITEK, RT
    ALLMON, R
    ANGLIN, R
    BERTUCCI, D
    BRITTON, S
    CHAO, L
    CONRAD, RA
    DEVER, DE
    GIESEKE, B
    HASSOUN, SMN
    HOEPPNER, GW
    KUCHLER, K
    LADD, M
    LEARY, BM
    MADDEN, L
    MCLELLAN, EJ
    MEYER, DR
    MONTANARO, J
    PRIORE, DA
    RAJAGOPALAN, V
    SAMUDRALA, S
    SANTHANAM, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (11) : 1555 - 1567
  • [6] A quad-issue out-of-order RISC CPU
    Lotz, J
    Lesartre, G
    Naffziger, S
    Kipp, D
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 210 - 211
  • [7] A HIGHLY INTEGRATED 40-MIPS (PEAK) 64-B RISC MICROPROCESSOR
    MIYAKE, J
    MAEDA, T
    NISHIMICHI, Y
    KATSURA, J
    TANIGUCHI, T
    YAMAGUCHI, S
    EDAMATSU, H
    WATARI, S
    TAKAGI, Y
    TSUJI, K
    KUNINOBU, S
    COX, S
    DUSCHATKO, D
    MACGREGOR, D
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) : 1199 - 1206
  • [8] A 64-b microprocessor with multimedia support
    Lev, LA
    Charnas, A
    Tremblay, M
    Dalal, AR
    Frederick, BA
    Srivatsa, CR
    Greenhill, D
    Wendell, DL
    Pham, DD
    Anderson, E
    Hingarh, HK
    Razzack, I
    Kaku, JM
    Shin, K
    Levitt, ME
    Allen, M
    Ferolito, PA
    Bartolotti, RL
    Yu, RK
    Melanson, RJ
    Shah, SI
    Nguyen, S
    Mitra, SS
    Reddy, V
    Ganesan, V
    deLange, WJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (11) : 1227 - 1238
  • [9] AN 80-MFLOPS (PEAK) 64-B MICROPROCESSOR FOR PARALLEL COMPUTER
    NAKANO, H
    NAKAJIMA, M
    NAKAKURA, Y
    YOSHIDA, T
    GOI, Y
    NAKAI, Y
    SEGAWA, R
    KISHIDA, T
    KADOTA, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (03) : 365 - 372
  • [10] THE PERFORMANCE EVALUATION OF A 64-B MICROPROCESSOR WITH A 2-LEVEL CACHE
    YAMAGUCHI, R
    BONEY, J
    DUSCHATKO, D
    TANAKA, T
    MIYAKE, J
    NISHIMICHI, Y
    EDAMATSU, H
    WATARI, S
    KUNINOBU, S
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (11): : 3803 - 3809