Cell-based IC design methodology with VLSI technology tool

被引:0
|
作者
Chen, I-Ching [1 ]
Hara, Hideo [1 ]
机构
[1] VLSI Technology, Inc
来源
Hitachi Review | 1990年 / 39卷 / 02期
关键词
ASIC - Cell-Based IC - Integrated Software - Silicon Compiler - User-Friendly System;
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:93 / 100
相关论文
共 50 条
  • [1] GRAPHICAL FLOORPLAN DESIGN OF CELL-BASED VLSI CIRCUITS
    MACALUSO, E
    VLSI SYSTEMS DESIGN, 1987, 8 (04): : 50 - &
  • [2] A PRACTICAL IC DESIGN SYSTEM FOR VLSI TECHNOLOGY
    DLAY, SS
    INTEGRATION-THE VLSI JOURNAL, 1988, 6 (02) : 213 - 227
  • [3] A VLSI design methodology for SOI technology
    Allen, DH
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 5 - 8
  • [4] Structural cell-based VLSI circuit design using a genetic algorithm
    Arslan, T
    Horrocks, DH
    Ozdemir, E
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 308 - 311
  • [5] DEMI: A delay minimization algorithm for cell-based digital VLSI design
    Kim, TH
    Kim, YH
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (03) : 504 - 511
  • [6] Optimization of Cell-based VLSI Circuit Design using a Genetic Algorithm: Design Approach
    Wankhede, Manisha V.
    Deshmukh, Amol Y.
    IMECS 2009: INTERNATIONAL MULTI-CONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2009, : 1599 - +
  • [7] Cell-Based High-Frequency IC Design in Scaled CMOS
    Yue, C. Patrick
    Shin, Dong Hun
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1444 - 1447
  • [8] A WORKSTATION FOR CELL-BASED IC LAYOUT
    RABBIE, HM
    DAHLBERG, RW
    HINSTORFF, HL
    VLSI SYSTEMS DESIGN, 1986, 7 (06): : 70 - &
  • [9] Impact of Range and Precision in Technology on Cell-Based Design
    Lee, John
    Gupta, Puneet
    2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 218 - 225
  • [10] Efficient cell-based migration of VLSI layout
    Eugene Shaphir
    Ron Y. Pinter
    Shmuel Wimer
    Optimization and Engineering, 2015, 16 : 203 - 223