Design methodology for fractal layout organization

被引：0
|
作者：
Gopalakrishnan, Sriram
Ganesh, L.S.
机构：
[1] 311 Hanover Way, New Castle, DE 19720, United States
[2] Industrial Engineering and Management Division, Department of Humanities and Social Sciences, Indian Institute of Technology, Madras 600036, India
来源：
IIE Transactions (Institute of Industrial Engineers) | 2001年 / 33卷 / 01期
关键词：
G. Sriram received a B.Tech degree in Mechanical Engineering from the Indian Institute of Technology; Madras; India. He is currently a graduate student in the School of Industrial Engineering at Purdue University; West Lafayette; IN. He has been a field engineer for Schlumberger and a marketing analyst for First USA Bank; DE. His research interests are in the areas of facilities layout and design; supply chain management and multicriteria decision analysis. His work ex­ perience includes financial service policy analysis and oil well logging and modeling. Mr. Sriram is a member of liE; INFORMS and POMS;
D O I：
10.1023/A:1007693808674
中图分类号：
学科分类号：
摘要：
1
引用
收藏
页码：79 / 81
相关论文
共 50 条
  • [41] A current-path based placement methodology for analog IC layout design
    Lin, Zhi-Ming
    Liao, Mei-Yuan
    Huang, Kuei-Chen
    Advances in Physics, Electronics and Signal Processing Applications, 2000, : 94 - 97
  • [42] Integrated models design methodology of induction motors for integral automated layout systems
    Kobelev, A.S.
    Elektrotekhnika, 2004, (05): : 2 - 6
  • [43] A Self-organization Approach for Layout Floorplanning Problems in Analog IC Design
    Marolt, Daniel
    Scheible, Juergen
    Jerke, Goeran
    Marolt, Vinko
    2016 12TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2016,
  • [44] A methodology for layout aware design and optimization of custom network-on-chip architectures
    Srinivasan, Krishnan
    Chatha, Karam S.
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 352 - +
  • [45] An approach to the design of a hybrid organization of workshops into functional layout and group technology cells
    Viguier, F
    Pierreval, H
    INTERNATIONAL JOURNAL OF COMPUTER INTEGRATED MANUFACTURING, 2004, 17 (02) : 108 - 116
  • [46] A MULTIFACTOR PLANT LAYOUT METHODOLOGY
    HARMONOSKY, CM
    TOTHERO, GK
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 1992, 30 (08) : 1773 - 1789
  • [47] A METHODOLOGY FOR CUSTOM VLSI LAYOUT
    BREUER, MA
    KUMAR, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1983, 30 (06): : 358 - 364
  • [48] A METHODOLOGY FOR CUSTOM VLSI LAYOUT
    BREUER, MA
    KUMAR, A
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1983, 28 (06) : 671 - 677
  • [49] A METHODOLOGY FOR CUSTOM VLSI LAYOUT
    BREUER, MA
    KUMAR, A
    IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1983, 13 (04): : 470 - 475
  • [50] Fractal circuit layout for spatial decorrelation of images
    Zunino, R
    ELECTRONICS LETTERS, 1998, 34 (20) : 1929 - 1930
12345