Mismatch sensitivity of a simultaneously latched CMOS sense amplifier

被引：0
|
作者：
机构：
[1] Sarpeshkar, Rahul
[2] Wyatt Jr., John L.
[3] Lu, Nicky C.
[4] Gerber, Porter D.
来源：
Sarpeshkar, Rahul | 1600年 / 26期
基金：
美国国家科学基金会;
关键词：
Amplifier Mismatch Sensitivity - Bit-Line Load Capacitance Mismatch - Dynamic RAM (DRAM) - Parasitic Capacitance Mismatch - Threshold Voltage Mismatch - Transconductance Mismatch;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] MISMATCH SENSITIVITY OF A SIMULTANEOUSLY LATCHED CMOS SENSE AMPLIFIER
    SARPESHKAR, R
    WYATT, JL
    LU, NC
    GERBER, PD
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (10) : 1413 - 1422
  • [2] ANALYSIS OF MISMATCH SENSITIVITY IN A SIMULTANEOUSLY LATCHED CMOS SENSE AMPLIFIER
    SARPESHKAR, R
    WYATT, JL
    LU, NC
    GERBER, PD
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (05): : 277 - 292
  • [3] Latched CMOS DRAM Sense Amplifier Yield Analysis and Optimization
    Li, Yan
    Schneider, Helmut
    Schnabel, Florian
    Thewes, Roland
    Schmitt-Landsiedel, Doris
    [J]. INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 126 - +
  • [4] A 6-NS 1-MB CMOS SRAM WITH LATCHED SENSE AMPLIFIER
    SEKI, T
    ITOH, E
    FURUKAWA, C
    MAENO, I
    OZAWA, T
    SANO, H
    SUZUKI, N
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (05) : 818 - 823
  • [5] A 6-NS 1-MB CMOS SRAM WITH LATCHED SENSE AMPLIFIER
    SEKI, T
    ITOH, E
    FURUKAWA, C
    MAENO, I
    OZAWA, T
    SANO, H
    SUZUKI, N
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) : 478 - 482
  • [6] Analysis on Sensing Yield of Voltage Latched Sense Amplifier for Low Power DRAM
    Kim, Suk Min
    Song, Byungkyu
    Oh, Tae Woo
    Jung, Seong-Ook
    [J]. 2018 14TH CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2018), 2018, : 65 - 68
  • [7] A Low-Power Charge Sharing Hierarchical Bitline and Voltage-Latched Sense Amplifier for SRAM Macro in 28 nm CMOS Technology
    Hong, Chi-Hao
    Chiu, Yi-Wei
    Zhao, Jun-Kai
    Jou, Shyh-Jye
    Wang, Wen-Tai
    Lee, Reed
    [J]. 2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 160 - 164
  • [8] CMOS SENSE AMPLIFIER FOR CONDUCTIVE CELL.
    Anon
    [J]. IBM technical disclosure bulletin, 1985, 28 (02): : 686 - 688
  • [9] LATCHED DOMINO CMOS LOGIC
    PRETORIUS, JA
    SHUBAT, AS
    SALAMA, CAT
    [J]. ELECTRONICS LETTERS, 1985, 21 (07) : 263 - 264
  • [10] LATCHED DOMINO CMOS LOGIC
    PRETORIUS, JA
    SHUBAT, AS
    SALAMA, CAT
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (04) : 514 - 522
12345