Influence of buried insulator type and film thickness on threshold voltage of a partially and fully depleted SOI-MOSFET

被引：0
|
作者：
POLITEHNICA Univ of Bucharest, Bucharest, Romania [1 ]
机构：
来源：
Proc Int Semicond Conf CAS | / 161-164期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Threshold voltage model for a fully depleted SOI-MOSFET with a non-uniform profile
    Zhang, Guohe
    Shao, Zhibiao
    Zhou, Kai
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2007, 28 (06): : 842 - 847
  • [2] SOI-MOSFET Threshold-Voltage Characteristics
    S. M. Zakharov
    Russian Microelectronics, 2003, 32 (1) : 1 - 10
  • [3] Analysis of the threshold voltage adjustment and floating body effect suppression for 0.1 mu m fully depleted SOI-MOSFET
    Koh, R
    Matsumoto, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1563 - 1568
  • [4] A mathematical model for the threshold voltage of a partially and fully depleted MOS/SOI structure with a Gaussian distribution in the film
    Ravariu, C
    Rusu, A
    Dobrescu, D
    Dobrescu, L
    Ravariu, F
    Codreanu, C
    Avram, M
    2000 INTERNATIONAL CONFERENCE ON MODELING AND SIMULATION OF MICROSYSTEMS, TECHNICAL PROCEEDINGS, 2000, : 404 - 407
  • [5] Analytical results for the I-V characteristics of a fully depleted SOI-MOSFET
    Morris, H
    Cumberbatch, E
    Tyree, V
    Abebe, H
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (06): : 630 - 632
  • [6] A unified analytical fully depleted and partially depleted SOI MOSFET model
    Jang, SL
    Huang, BR
    Ju, JJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (09) : 1872 - 1876
  • [7] INTERFACE CHARACTERIZATION OF FULLY DEPLETED SOI MOSFET(S) BY A THRESHOLD-VOLTAGE METHOD
    YANG, PC
    LI, SS
    SOLID-STATE ELECTRONICS, 1993, 36 (05) : 801 - 802
  • [8] Influence of silicon film thickness and back gate on thin film fully depleted MOSFET characteristics of SIMOX/SOI material
    Peking Univ, Beijing, China
    Pan Tao Ti Hsueh Pao, 3 (206-211):
  • [9] Analytical modelling of threshold voltage for underlap Fully Depleted Silicon-On-Insulator MOSFET
    Sharma, Rajneesh
    Rana, Ashwani K.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (02) : 286 - 296
  • [10] Investigation of veritcal graded channel doping in nanoscale fully-depleted SOI-MOSFET
    Ramezani, Zeinab
    Orouji, Ali A.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 98 : 359 - 370
12345