SOI/bulk hybrid wafer fabrication process using selective epitaxial growth (SEG) technique for high-end SoC applications

被引:0
|
作者
机构
[1] Nagano, Hajime
[2] Sato, Tsutomu
[3] Miyano, Kiyotaka
[4] Yamada, Takashi
[5] Mizushima, Ichiro
来源
Nagano, H. | 1882年 / Japan Society of Applied Physics卷 / 42期
关键词
Deposition - Epitaxial growth - Nucleation - Semiconducting films - Silicon nitride - Silicon wafers;
D O I
暂无
中图分类号
学科分类号
摘要
The size of SiN region and the growth condition were investigated for the robust process of selective epitaxial growth for the fabrication of the silicon on insulator (SOI)/bulk hybrid wafer. Silicon nucleation on SiN layer was observed during the selective epitaxial growth process using SiH2Cl2/HCl/H2 mixture at 1000-1100 C. At the center of SiN region, the coverage of SiN region by nucleated silicon increases with the increase of growth rate of epitaxial silicon layer, deposition time and the size of SiN region. At the edge of SiN region, there are nucleation-free regions. Also, silicon nucleation on SiN layer has an incubation time. The incubation time increases with the decrease of the size of SiN region. The incubation time for SiN region which has rectangular shape is longer than that for SiN region of square shape which has the same area. Under the condition which has the same growth rate regardless of the deposition temperature, there is an optimum temperature for suppression of silicon nucleation on SiN layer. These facts mean that the size of the SiN cap layer of SOI region should be decided carefully for the fabrication of SOI/bulk hybrid wafer by the selective epitaxial growth method.
引用
收藏
相关论文
共 13 条
  • [1] SOI/bulk hybrid wafer fabrication process using selective epitaxial growth (SEG) technique for high-end SoC applications
    Nagano, H
    Sato, T
    Miyano, K
    Yamada, T
    Mizushima, I
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (4B): : 1882 - 1886
  • [2] An embedded DRAM technology on SOI/bulk hybrid substrate formed with SEG process for high-end SOC application
    Yamada, T
    Takahashi, K
    Oyamatsu, H
    Nagano, H
    Sato, T
    Mizushima, I
    Nitta, S
    Hojo, T
    Kokubun, K
    Yasumoto, K
    Matsubara, Y
    Yoshida, T
    Yamada, S
    Tsunashima, Y
    Saito, Y
    Nadahara, S
    Katsumata, Y
    Yoshimi, M
    Ishiuchi, H
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 112 - 113
  • [3] Robust selective-epitaxial-growth process for hybrid SOI wafer
    Nagano, H
    Miyano, K
    Yamada, T
    Mizushima, I
    2003 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2003, : 187 - 190
  • [4] Robustness of a selective epitaxial-growth process of silicon and its application to the fabrication of a high-quality hybrid SOI wafer
    Nagano, H
    Miyano, K
    Yamada, T
    Mizushima, I
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (01) : 13 - 18
  • [5] Facile fabrication of ordered Si1-xGex nanostructures via hybrid process of selective epitaxial growth (SEG) and self-assembled nanotemplates
    Park, Sang-Joon
    Hwang, Inchan
    Lee, Heung Soon
    Baik, Sunggi
    Kim, Hyungjun
    JOURNAL OF ALLOYS AND COMPOUNDS, 2012, 536 : 166 - 172
  • [6] Fabrication of Ge-channel MOSFETs by using replacement gate process and selective epitaxial growth
    Terashima, Koichi
    Tanabe, Akihito
    Nakagawa, Takashi
    Mori, Kaoru
    Ikarashi, Taeko
    Nakatsuru, Junko
    Date, Hiroki
    Ikemoto, Manabu
    Tatsumi, Toru
    APPLIED SURFACE SCIENCE, 2008, 254 (19) : 6165 - 6167
  • [7] On-Wafer Graphene Devices for THz Applications Using a High-Yield Fabrication Process
    Theofanopoulos, Panagiotis C.
    Trichopoulos, Georgios C.
    2019 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2019, : 1107 - 1110
  • [8] Facile fabrication of ordered Si1-xGex nanostructures via hybrid process of selective epitaxial growth (SEG) and self-assembled nanotemplates (vol 535, pg 166, 2012)
    Park, Sang-Joon
    Hwang, Inchan
    Lee, Heungsun
    Baik, Sunggi
    Kim, Hyungjun
    JOURNAL OF ALLOYS AND COMPOUNDS, 2013, 547 : 152 - 152
  • [9] Selective epitaxial growth of SiGe on a SOI substrate by using ultra-high-vacuum chemical vapor deposition
    Choi, H
    Bae, JC
    Soh, DW
    Hong, SJ
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2006, 48 (04) : 648 - 652
  • [10] Stacking fault reduction in silicon-on-insulator (SOI) islands produced by selective epitaxial growth (SEG) of silicon using a thermally nitrided SiO2 field insulator
    Neudeck, GW
    Merritt, KD
    Denton, JP
    MICROELECTRONIC ENGINEERING, 1997, 36 (1-4) : 391 - 394