Low-power video encoder/decoder chip set for digital VCR's

被引：0
|
作者：
Panasonic Technologies, Palo Alto, United States [1 ]
机构：
来源：
IEEE J Solid State Circuits | / 11卷 / 1780-1788期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Low-power video encoder/decoder chip set for digital VCR's
    Hasegawa, K
    Ohara, K
    Oka, A
    Kamada, T
    Nagaoka, Y
    Yano, K
    Yamauchi, E
    Kashiro, T
    Nakagawa, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) : 1780 - 1788
  • [2] Low-power video encoder/decoder chip set for digital VCRs
    Hasegawa, K
    Ohara, K
    Oka, A
    Kamada, T
    Nagaoka, Y
    Yano, K
    Yamauchi, E
    Kashiro, T
    Nakagawa, T
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 164 - 165
  • [3] Low-power video encoder/decoder using wavelet/TSVQ with conditional replenishment
    Namgoong, W
    Chaddha, N
    Meng, THY
    1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, : 3240 - 3243
  • [4] DEVELOPMENT OF IMPROVED LOW-POWER MUSE (HDTV) DECODER CHIP SET 2.5TH GENERATION MUSE CHIP SET
    KOHIYAMA, K
    OTSUBO, K
    TAKAHASHI, H
    OGAWA, K
    OTOBE, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (12) : 1859 - 1864
  • [5] Design of Low-Power Turbo Encoder and Decoder for NB-IoT
    Zhang, Chong
    Lin, Yuhang
    Wang, Deming
    Hu, Jianguo
    CHINESE JOURNAL OF ELECTRONICS, 2024, 33 (02) : 403 - 414
  • [6] Design of Low-Power Turbo Encoder and Decoder for NB-IoT
    Chong ZHANG
    Yuhang LIN
    Deming WANG
    Jianguo HU
    ChineseJournalofElectronics, 2024, 33 (02) : 403 - 414
  • [7] Low-power chip extends gut video
    不详
    IEE REVIEW, 2004, 50 (06): : 14 - 14
  • [8] A low-power video-rate pyramid VQ decoder
    Tsem, EK
    Meng, TH
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 162 - 163
  • [9] Low-power MPEG-4 video encoder design
    Denolf, K
    Chirila-Rus, A
    Verkest, D
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 284 - 289
  • [10] Racetrack Memory-based Encoder/Decoder for Low-Power Interconnect Architectures
    Deb, Suntan
    Ni, Leibin
    Yu, Hao
    Chattopadhyay, Anupam
    PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), 2016, : 281 - 287
12345