Defect-oriented test scheduling

被引：0
|
作者：
Univ of Minnesota, Minneapolis, United States [1 ]
机构：
来源：
Proc IEEE VLSI Test Symp | / 433-438期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Defect-oriented test scheduling
    Jiang, WL
    Vinnakota, B
    [J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 433 - 438
  • [2] Defect-oriented test scheduling
    Jiang, WL
    Vinnakota, B
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (03) : 427 - 438
  • [3] Adaptive defect simulation flow for Defect-oriented Test evaluation
    Gutierrez, Valentin
    Leger, Gildas
    [J]. 2019 16TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2019), 2019, : 65 - 68
  • [4] Defect-oriented test for ultra-low DPM
    Iyengar, V
    Nigh, P
    [J]. 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 455 - 455
  • [5] Defect-Oriented Test: Effectiveness in High Volume Manufacturing
    Hapke, Friedrich
    Howell, Will
    Maxwell, Peter
    Brazil, Edward
    Venkataraman, Srikanth
    Dutta, Rudrajit
    Glowatz, Andreas
    Fast, Anja
    Rajski, Janusz
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (03) : 584 - 597
  • [6] Test quality of asynchronous circuits: A defect-oriented evaluation
    Roncken, M
    Bruls, E
    [J]. INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 205 - 214
  • [7] Optimising test sets for RF components with a defect-oriented approach
    Kheriji, R
    Danelon, V
    Carbonero, JL
    Mir, S
    [J]. 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 400 - 403
  • [8] An evaluation of defect-oriented test: WELL-controlled low voltage test
    Sato, Y
    Kohno, M
    Ikeda, T
    Yamazaki, I
    Hamamoto, M
    [J]. INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1059 - 1067
  • [9] Defect-oriented fault simulation and test generation in digital circuits
    Kuzmicz, W
    Pleskacz, W
    Raik, J
    Ubar, R
    [J]. INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 365 - 371
  • [10] Defect-oriented test generation and fault simulation in the environment of MOSCITO
    Schneider, A
    Diener, KH
    Gramatova, E
    Fisherova, M
    Ivask, E
    Ubar, R
    Pleskacz, W
    Kuzmicz, W
    [J]. BEC 2002: PROCEEDINGS OF THE 8TH BIENNIAL BALTIC ELECTRONIC CONFERENCE, 2002, : 303 - 306
12345