Integration of capacity planning techniques for tool portfolio planning in semiconductor manufacturing

被引:0
|
作者
Chou, Y.-C. [1 ]
Wu, C.-S. [1 ]
Kao, C.-E. [1 ]
Hsieh, S.-H. [1 ]
机构
[1] Institute of Industrial Engineering, National Taiwan University, Taipei 106, Taiwan
关键词
Computer simulation - Optimization - Planning - Queueing theory - Tools - WSI circuits;
D O I
暂无
中图分类号
学科分类号
摘要
Because semiconductor wafer manufacturing plants are large manufacturing systems with complex queuing behavior, sophisticated techniques are required for capacity planning. Static capacity modeling, queuing capacity modeling, and simulation are three common methods of capacity analysis, but they have different premises and provide capacity information in different granularity levels. This paper presents a planning procedure that integrates the three methods of capacity analysis for resource portfolio planning in semiconductor manufacturing and novel modeling techniques of each method are described. First, the accuracy of static capacity analysis is improved by predictive estimation of batch machine efficiency. Second, queuing analysis is utilized to generate the solution space of resource portfolios. Third, simulation techniques for the determination of the steady state and the reduction of simulation time are described. Finally, this paper also includes an analysis of the soundness of the integrated procedure and the compatibility of models. Using the proposed methodology can significantly speed up the cycle time of capacity planning in semiconductor manufacturing. Because a large number of alternative portfolios can be generated and evaluated with multiple performance criteria, portfolio optimization is also greatly facilitated.
引用
收藏
页码:279 / 288
相关论文
共 50 条
  • [1] Integration of capacity planning techniques for tool portfolio planning in semiconductor manufacturing
    Chou, YC
    Wu, CS
    Kao, CE
    Hsieh, SH
    INTERNATIONAL JOURNAL OF INDUSTRIAL ENGINEERING-THEORY APPLICATIONS AND PRACTICE, 2001, 8 (04): : 279 - 288
  • [2] Tool capacity planning in semiconductor manufacturing
    Çatay, B
    Erengüç, SS
    Vakharia, AJ
    COMPUTERS & OPERATIONS RESEARCH, 2003, 30 (09) : 1349 - 1366
  • [3] Optimization and economic analysis for tool portfolio planning in semiconductor manufacturing
    Wu, CS
    Chou, YC
    Lin, JZ
    2001 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2001, : 33 - 36
  • [4] Robust capacity planning in semiconductor manufacturing
    Barahona, F
    Bermon, S
    Günlük, O
    Hood, S
    NAVAL RESEARCH LOGISTICS, 2005, 52 (05) : 459 - 468
  • [5] Resource Portfolio Planning Methodology for Semiconductor Wafer Manufacturing
    Y.-C. Chou
    R.-C. You
    The International Journal of Advanced Manufacturing Technology, 2001, 18 : 12 - 19
  • [6] A resource portfolio planning methodology for semiconductor wafer manufacturing
    Chou, YC
    You, RC
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2001, 18 (01): : 12 - 19
  • [7] A tool portfolio planning methodology for semiconductor wafer fabs
    Kao, CE
    Chou, YC
    2000 SEMICONDUCTOR MANUFACTURING TECHNOLOGY WORKSHOP, 2000, : 84 - 90
  • [8] Integration of rough-cut-capacity planning with manufacturing resource planning
    Pandey, PC
    Hasin, MAA
    INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 1997, 10 (5-6) : 271 - 279
  • [9] Integration of rough-cut-capacity planning with manufacturing resource planning
    Asian Inst of Technology, Bangkok, Thailand
    Int J Comput Appl Technol, 5-6 (271-279):
  • [10] A STEP TOWARD CAPACITY PLANNING AT FINITE CAPACITY IN SEMICONDUCTOR MANUFACTURING
    Mhiri, Emna
    Jacomino, Mireille
    Mangione, Fabien
    Vialletelle, Philippe
    Lepelletier, Guillaume
    PROCEEDINGS OF THE 2014 WINTER SIMULATION CONFERENCE (WSC), 2014, : 2239 - 2250