THREE-DIMENSIONAL HIGH-VOLTAGE CMOS UTILIZING A LASER-RECRYSTALLIZED SOI LAYER.

被引：0
|
作者：
Sasaki, N. [1 ]
Kawamura, S. [1 ]
Kawai, S. [1 ]
Shirato, T. [1 ]
Aneha, M. [1 ]
Nakano, M. [1 ]
机构：
[1] Fujitsu Ltd, Kawasaki, Jpn, Fujitsu Ltd, Kawasaki, Jpn
来源：
IEEE Transactions on Electron Devices | 1987年 / ED-34卷 / 11期
关键词：
INTEGRATED CIRCUITS; VLSI - Fabrication - LASER BEAMS - Applications;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A flat-panel display driver fabricated with a 3-D IC technology which integrates a low-voltage bulk CMOS control-unit with high-voltage offset-gate SOI-MOS output circuits with a simple fabrication process is described. Performance results are given.
引用
收藏
相关论文
共 50 条
  • [1] A 3-DIMENSIONAL HIGH-VOLTAGE CMOS UTILIZING A LASER-RECRYSTALLIZED SOI LAYER
    SASAKI, N
    KAWAMURA, S
    KAWAI, S
    SHIRATO, T
    ANEHA, M
    NAKANO, M
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) : 2361 - 2361
  • [2] LASER RECRYSTALLIZED SOI AND ITS APPLICATION TO THREE-DIMENSIONAL CMOS INTEGRATED CIRCUITS.
    Kawamura, Seiichiro
    [J]. Japan Annual Reviews in Electronics, Computers & Telecommunications, 1984, 13 : 215 - 233
  • [3] Problem of Development of Three-Dimensional Perturbations in the Boundary Layer.
    Vyong, K.K.
    Zaitsev, A.A.
    [J]. Izvestiya Akademii Nauk. Mekhanika Zhidkosti I Gaza, 1974, (01): : 29 - 37
  • [4] SOI high-voltage device with step thickness sustained voltage layer
    Luo, X.
    Zhang, B.
    Li, Z.
    Zhang, W.
    Zhan, Z.
    Xu, H.
    [J]. ELECTRONICS LETTERS, 2008, 44 (01) : 55 - U71
  • [5] Compact Three-Dimensional Silicon Termination Solutions for High Voltage SOI SuperJunction
    Antoniou, M.
    Udrea, F.
    Tee, E. Kho Ching
    Pilkington, S.
    Pal, D. K.
    Hoelke, A.
    [J]. 2012 24TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2012, : 89 - 92
  • [6] A High-Voltage LDMOS Compatible With High-Voltage Integrated Circuits on p-Type SOI Layer
    Luo, Xiaorong
    Lei, Tianfei
    Wang, Yuangang
    Gao, Huanmei
    Fang, Jian
    Qiao, Ming
    Zhang, Wei
    Deng, Hao
    Zhang, Bo
    Li, Zhaoji
    Xiao, Zhiqiang
    Chen, Zhengcai
    Xu, Jing
    [J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (10) : 1093 - 1095
  • [7] Efficient three-dimensional reconstruction of synapse with high-voltage electron microscopy
    Lee, KJ
    Park, CH
    Rhyu, IJ
    [J]. JOURNAL OF ELECTRON MICROSCOPY, 2005, 54 (02): : 139 - 141
  • [8] LASER RECRYSTALLIZED SOI AND ITS APPLICATION TO 3-DIMENSIONAL CMOS INTEGRATED-CIRCUITS
    KAWAMURA, S
    [J]. JAPAN ANNUAL REVIEWS IN ELECTRONICS COMPUTERS & TELECOMMUNICATIONS, 1984, 13 : 215 - +
  • [9] CALCULATING THREE-DIMENSIONAL ELECTRIC FIELDS IN HIGH-VOLTAGE INSTALLATIONS.
    Eliseev, Yu.V.
    [J]. Soviet electrical engineering, 1987, 58 (03): : 1 - 4
  • [10] A high-voltage SOI MOSFET with a compensation layer on the trenched buried oxide layer
    赵秋明
    李琦
    唐宁
    李勇昌
    [J]. Journal of Semiconductors, 2013, 34 (03) : 31 - 34
12345