Physical Limitations and Technological Barriers in Development of MOS VLSI Circuits.

被引：0
|
作者：
Jakubowski, Andrzej [1 ]
Swit, Alfred [1 ]
机构：
[1] Politechnika Warszawska, Inst, Technologii Elektronowej, Warsaw,, Pol, Politechnika Warszawska, Inst Technologii Elektronowej, Warsaw, Pol
来源：
Elektronika Warszawa | 1984年 / 25卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
76
引用
收藏
页码：14 / 22
相关论文
共 50 条
  • [1] Oxide Thin Films for MOS VLSI Circuits.
    Jakubowski, Andrzej
    Ruzyllo, Jerzy
    Elektronika Warszawa, 1984, 25 (07): : 15 - 19
  • [2] FUNDAMENTAL PHYSICAL LIMITATIONS IN INTEGRATED CIRCUITS.
    Wallmark, J.Torkel
    Electronic Engineering (London), 1975, 47 (564): : 52 - 55
  • [3] MOS Protection Circuits.
    Holle, E.
    Elektroniker, 1975, 14 (04):
  • [4] SIMULATION OF DIGITAL VLSI CIRCUITS.
    Dunn, A.
    1983, (03):
  • [5] NITRIDE-ISOLATED MOLYBDENUM-POLYSILICON GATE ELECTRODE FOR MOS VLSI CIRCUITS.
    Ito, Takashi
    Horie, Hiroshi
    Fukano, Tetsu
    Ishikawa, Hajime
    IEEE Transactions on Electron Devices, 1986, ED-33 (04) : 464 - 468
  • [6] TRENDS IN DRY ETCHING OF VLSI CIRCUITS.
    Beinvogl, W.
    Mohr, E.G.
    Vide, les Couches Minces, 1985, (229):
  • [7] COMPILING PATH EXPRESSIONS INTO VLSI CIRCUITS.
    Anantharaman, T.S.
    Clarke, E.M.
    Foster, M.J.
    Mishra, B.
    1987, : 305 - 355
  • [8] ARRAY LAYOUT METHODOLOGY FOR VLSI CIRCUITS.
    Krishnan, Musaravakkam S.
    Hayes, John P.
    1600, (C-35):
  • [9] POWER DISTRIBUTION TECHNIQUES FOR VLSI CIRCUITS.
    Song, William S.
    Glasser, Lance A.
    1600, (SC-21):
  • [10] IMPROVED SIGNATURE TEST FOR VLSI CIRCUITS.
    Carter, J.L.
    IBM technical disclosure bulletin, 1983, 26 (3 A): : 965 - 967
12345