Exhaustive method for characterizing the interconnect capacitance considering the floating dummy-fills by employing an efficient field solving algorithm

被引:0
|
作者
Park, Jin-Kyu [1 ]
Lee, Keun-Ho [1 ]
Lee, Joo-Hee [1 ]
Park, Young-Kwan [1 ]
Kong, Jeong-Taek [1 ]
机构
[1] Samsung Electronics Co, Ltd, Kyungki-Do, Korea, Republic of
关键词
Algorithms - Capacitance - Computational complexity - Computer aided network analysis - Computer simulation - Electric network synthesis - Finite difference method - Problem solving;
D O I
暂无
中图分类号
学科分类号
摘要
This paper presents an exhaustive method to characterize the interconnect capacitances with taking the floating dummy-fills into account. Results of the case study with typical floating dummy-fills show that the inter-layer capacitances are also an important factor in the electrical consideration for the dummy-fills. An efficient field solving algorithm is implemented into the 3D finite-difference solver and its computational efficiency is compared with the industry-standard RAPHAEL. Furthermore, the overall flow for extracting the parasitic capacitance considering the dummy-fills at the full-chip level is discussed and the underlying assumption is testified.
引用
收藏
页码:98 / 101
相关论文
共 4 条
  • [1] An exhaustive method for characterizing the interconnect capacitance considering the floating dummy-fills by employing an efficient field solving algorithm
    Park, JK
    Lee, KH
    Lee, JH
    Park, YK
    Kong, JT
    2000 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2000, : 98 - 101
  • [2] An efficient algorithm for 3-D interconnect capacitance extraction considering the floating dummy-fills
    Yu, WJ
    Zhang, MS
    Wang, ZY
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1038 - 1041
  • [3] Efficient 3-D extraction of interconnect capacitance considering floating metal fills with boundary element method
    Yu, WJ
    Zhang, MS
    Wang, ZY
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (01) : 12 - 18
  • [4] An efficient algorithm for 3D interconnect capacitance extraction considering floating conductors
    Cueto, O
    Charlet, F
    Farcy, A
    SISPAD 2002: INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2002, : 107 - 110