Low power microprocessors for comparative study on bus architecture and multiplexer architecture

被引：0
|
作者：
Univ of Tokyo, Tokyo-to, Japan [1 ]
机构：
来源：
Proc Asia South Pac Des Autom Conf | / 323-324期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Low power microprocessors for comparative study on bus architecture and multiplexer architecture
    Komatsu, S
    Ikeda, M
    Asada, K
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 323 - 324
  • [2] An efficient low-power bus architecture
    Rjoub, A
    Nikolaidis, S
    Koufopavlou, O
    Stouraitis, T
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1864 - 1867
  • [3] Multithreshold voltage technology for low power bus architecture
    Rjoub, A
    Koufopavlou, O
    VLSI: SYSTEMS ON A CHIP, 2000, 34 : 219 - 232
  • [4] A fast compact addition architecture for low power microprocessors and DSP chips
    Gayles, ES
    Owens, RM
    Irwin, MJ
    NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 41 - 44
  • [5] Low-Power Bus Architecture Composition for AMBA AXI
    Na, Sangkwon
    Yang, Sung
    Kyung, Chong-Min
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2009, 9 (02) : 75 - 79
  • [6] Bus architecture for low-power VLSI digital circuits
    Cardarilli, GC
    Salmeri, M
    Salsano, A
    Simonelli, O
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 21 - 24
  • [7] The ARM microprocessors architecture and applications in power electronics
    Supronowicz, Henryk
    Olszewski, Andrzej
    Gawniski, Hubert
    PRZEGLAD ELEKTROTECHNICZNY, 2008, 84 (04): : 107 - 110
  • [8] A Skewed Repeater Bus architecture for on-chip energy reduction in microprocessors
    Khellah, M
    Ghoneima, M
    Tschanz, J
    Ye, YB
    Kurd, N
    Barkatullah, J
    Nimmagadda, S
    Ismail, Y
    De, V
    2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 253 - 257
  • [9] Serial-Link Bus: A Low-Power On-Chip Bus Architecture
    Ghoneima, Maged
    Ismail, Yehea
    Khellah, Muhammad M.
    Tschanz, James
    De, Vivek
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (09) : 2020 - 2032
  • [10] Serial-link bus: A low-power on-chip bus architecture
    Ghoneima, M
    Ismail, Y
    Khellah, M
    Tschanz, J
    De, VV
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 541 - 546
12345