Experimental confirmation of automatic threshold voltage convergence in a flash memory using alternating word-line voltage pulses

被引：0
|
作者：
NKK Corp, Kanagawa, Japan [1 ]
机构：
来源：
IEEE Electron Device Lett | / 10卷 / 503-505期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 18 条
  • [1] An experimental confirmation of automatic threshold voltage convergence in a flash memory using alternating word-line voltage pulses
    Gotou, H
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (10) : 503 - 505
  • [2] Program word-line voltage generator for multilevel flash memories
    Khouri, O
    Micheloni, R
    Sacco, A
    Campardo, G
    Torelli, G
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 1030 - 1033
  • [3] Program and Verify Word-Line Voltage Regulator for Multilevel Flash Memories
    Osama Khouri
    Rino Micheloni
    Giovanni Campardo
    Guido Torelli
    Analog Integrated Circuits and Signal Processing, 2003, 34 : 119 - 131
  • [4] Program and verify word-line voltage regulator for multilevel Flash memories
    Khouri, O
    Micheloni, R
    Campardo, G
    Torelli, G
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 34 (02) : 119 - 131
  • [5] Optimization of word-line booster circuits for low-voltage flash memories
    Tanzawa, T
    Atsumi, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (08) : 1091 - 1098
  • [6] Near Threshold Voltage Word-Line Voltage Injection Self-Convergence Scheme for Local Electron Injected Asymmetric Pass Gate Transistor 6T-SRAM
    Miyaji, Kousuke
    Shinozuka, Yasuhiro
    Miyano, Shinji
    Takeuchi, Ken
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (08) : 1635 - 1643
  • [7] Stability Optimization of Embedded 8T SRAMs using Word-Line Voltage Modulation
    Alorda, B.
    Torrens, G.
    Bota, S.
    Segura, J.
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 986 - 991
  • [8] Failure Analysis of Off-state Leakage in High-voltage Word-line Decoder Circuit of Memory Device
    Lai, K. W.
    Teng, A. S.
    Tu, C. H.
    Chang, T. Y.
    Hsueh, Julia
    Lee, M. -Y.
    Kuo, Albert
    Chao, Y. H.
    Hu, Scott
    Tzeng, U. J.
    Lu, C. -Y.
    2014 IEEE 21ST INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2014, : 1 - 4
  • [9] Alpha-SER determination from Word-line Voltage Margin (WVM) measurements: Design architecture and experimental results
    Torrens, Gabriel
    de Paul, Ivan
    Alorda, Bartomeu
    Bota, Sebastia
    Segura, Jaume
    2013 14TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2013,
  • [10] SRAM Alpha-SER Estimation From Word-Line Voltage Margin Measurements: Design Architecture and Experimental Results
    Torrens, G.
    de Paul, I.
    Alorda, B.
    Bota, S.
    Segura, J.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (04) : 1849 - 1855
12