Systemwall: An isolated firewall using hardware-based memory introspection

被引:1
|
作者
机构
[1] Biedermann, Sebastian
[2] Szefer, Jakub
来源
关键词
Dedicated hardware - Hardware-based approach - Malicious codes - Network connection - Physical devices - Proposed architectures - Sensitive informations - Software entities;
D O I
10.1007/978-3-319-13257-0_16
中图分类号
学科分类号
摘要
Memory introspection can be a powerful tool for analyzing contents of a system’s memory for any malicious code. Current approaches based on memory introspection have focused on Virtual Machines and using a privileged software entity, such as a hypervisor, to perform the introspection. Such software-based introspection, however, is susceptible to variety of attacks that may compromise the hypervisor and the introspection code. Furthermore, a hypervisor setup is not always wanted. In this work, we present a hardware-based approach to memory introspection. Dedicated hardware is introduced to read and analyze memory of the target system, independent of any hypervisor or OSes running on the system. We apply the new hardware approach to memory introspection to built-up an architecture that uses DMA and fine-grained memory introspection techniques in order to match network connections to the application-layer while being isolated and undetected from the operating system or the hypervisor. We call the proposed architecture SystemWall since it can be a standalone physical device which can be added as an expansion card to the mother board or a dedicated external box. The architecture is transparent and cannot be manipulated or deactivated by potential malware on the target system. We use the SystemWall in the evaluation to analyze the target system for malicious code and prevent unknown (malicious) applications from establishing network connections which can be used to spread viruses, spam or malware and to leak sensitive information. © Springer International Publishing Switzerland 2014.
引用
收藏
相关论文
共 50 条
  • [1] Fast firewall implementations for software and hardware-based routers
    Qiu, LL
    Varghese, G
    Suri, S
    [J]. NETWORK PROTOCOLS, 2001, : 241 - 250
  • [2] Processing Time Comparison of a Hardware-Based Firewall and Its Virtualized Counterpart
    Gebert, Steffen
    Muessig, Alexander
    Lange, Stanislav
    Zinner, Thomas
    Gray, Nicholas
    Phuoc Tran-Gia
    [J]. MOBILE NETWORKS AND MANAGEMENT (MONAMI 2016), 2017, 191 : 220 - 228
  • [3] Hardware-based Always-On Heap Memory Safety
    Kim, Yonghae
    Lee, Jaekyu
    Kim, Hyesoon
    [J]. 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), 2020, : 1153 - 1166
  • [4] Tolerating Memory Latency Using a Hardware-based Active-pushing Technique
    Shi, Liwen
    Fan, Xiaoya
    Chen, Jie
    Huang, Xiaoping
    Tian, Hangpei
    [J]. 2009 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2009, : 407 - 411
  • [5] A Hardware-Based Correct Execution Environment Supporting Virtual Memory
    Lee, Daehyeon
    Shin, Ohsuk
    Cha, Yeonghyeon
    Lee, Junghee
    Yun, Taisic
    Kim, Jihye
    Oh, Hyunok
    Nicopoulos, Chrysostomos
    Lee, Sang Su
    [J]. IEEE ACCESS, 2024, 12 : 114008 - 114022
  • [6] The design and implementation of MTT - A hardware-based memory trace tool
    Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100190, China
    不详
    [J]. Tien Tzu Hsueh Pao, 2008, 8 (1519-1525):
  • [7] Memory Efficient Loss Recovery for Hardware-based Transport in Datacenter
    Lu, Yuanwei
    Chen, Guo
    Ruan, Zhenyuan
    Xiao, Wencong
    Li, Bojie
    Zhang, Jiansong
    Xiong, Yongqiang
    Cheng, Peng
    Chen, Enhong
    [J]. PROCEEDINGS OF THE 2017 ASIA-PACIFIC WORKSHOP ON NETWORKING (APNET '17), 2017, : 22 - 28
  • [8] Hardware-Based Aging Mitigation Scheme for Memory Address Decoder
    Kraak, Daniel
    Agbo, Innocent
    Taouil, Mottaqiallah
    Hamdioui, Said
    Weckx, Pieter
    Cosemans, Stefan
    Catthoor, Francky
    [J]. 2019 IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2019,
  • [9] Lightweight Hardware-Based Memory Protection Mechanism on IoT Processors
    Chi, Hung-Yao
    Lee, Kuen-Jong
    Jao, Tzu-Chun
    [J]. 2021 IEEE 30TH ASIAN TEST SYMPOSIUM (ATS 2021), 2021, : 13 - 18
  • [10] Buri: Scaling Big-Memory Computing with Hardware-Based Memory Expansion
    Zhao, Jishen
    Li, Sheng
    Chang, Jichuan
    Byrne, John L.
    Ramirez, Laura L.
    Lim, Kevin
    Xie, Yuan
    Faraboschi, Paolo
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2015, 12 (03)