共 50 条
- [2] SystemC co-simulation for core-based embedded systems Design Automation for Embedded Systems, 2007, 11 : 141 - 166
- [3] A methodology and toolset to enable SystemC and VHDL co-simulation IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 351 - +
- [5] Co-simulation platform based on systemc for multiprocessor system on chip architecture exploration 2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 311 - +
- [6] A mixed abstraction level co-simulation case study using SystemC for system on chip verification DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 95 - 100
- [7] An Automated Approach to SystemC/Simulink Co-Simulation 2011 22ND IEEE INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING (RSP), 2011, : 135 - 141
- [8] Optimizing communication in embedded system co-simulation PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 121 - 125
- [9] A Co-simulation Approach for System-Level Analysis of Embedded Control Systems 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 355 - 362
- [10] Modeling methodology for multi-die chip design based on gem5/SystemC co-simulation PROCEEDINGS OF THE RAPIDO 2024 WORKSHOP, HIPEAC 2024, 2024, : 35 - 41