Efficient interconnect design with novel repeater insertion for low power applications

被引：0
|
作者：
Sharma, Tripti [1 ]
Sharma, K.G. [1 ]
Singh, B.P. [1 ]
Arora, Neha [1 ]
机构：
[1] Electronics and Communication Department, MITS Deemed University, Rajasthan, India
来源：
WSEAS Transactions on Circuits and Systems | 2010年 / 9卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：153 / 162
相关论文
共 50 条
  • [1] Interconnect Repeater Design for Portable Applications
    Sharma, K. G.
    Sharma, Tripti
    Singh, B. P.
    Arora, Neha
    [J]. INTERNATIONAL CONFERENCE ON METHODS AND MODELS IN SCIENCE AND TECHNOLOGY (ICM2ST-10), 2010, 1324 : 157 - 161
  • [2] RIP: An efficient hybrid repeater insertion scheme for low power
    Liu, X
    Peng, YT
    Papaefthymiou, MC
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 1330 - 1335
  • [3] An efficient low-power repeater-insertion scheme
    Peng, Yuantao
    Liu, Xun
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (12) : 2726 - 2736
  • [4] Repeater Insertion in SFQ Interconnect
    Jabbari, Tahereh
    Krylov, Gleb
    Whiteley, Stephen
    Kawa, Jamil
    Friedman, Eby G.
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2020, 30 (08)
  • [5] Repeater design to reduce delay and power in resistive interconnect
    Adler, V
    Friedman, EG
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1998, 45 (05) : 607 - 616
  • [6] Repeater design to reduce delay and power in resistive interconnect
    Univ of Rochester, Rochester, United States
    [J]. IEEE Trans Circuits Syst II Analog Digital Signal Process, 5 (607-616):
  • [7] Repeater design to reduce delay and power in resistive interconnect
    Adler, V
    Friedman, EG
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2148 - 2151
  • [8] An analysis of interconnect delay minimization by low-voltage repeater insertion
    Chandel, Rajeevan
    Sarkar, S.
    Agarwal, R. P.
    [J]. MICROELECTRONICS JOURNAL, 2007, 38 (4-5) : 649 - 655
  • [9] A low-power bus design using joint repeater insertion and coding
    Sridhara, SR
    Shanbhag, NR
    [J]. ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 99 - 102
  • [10] Repeater insertion in tree structured inductive interconnect
    Ismail, YI
    Friedman, EG
    Neves, JL
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (05) : 471 - 481
12345