共 50 条
- [2] Efficient Hardware Implementation of Scalable FFT using Configurable Radix-4/2 [J]. 2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
- [4] Hardware Optimization and Evaluation for Crucial Modules of Lattice-Based Cryptography [J]. Ma, Yuan (mayuan@iie.ac.cn), 2021, Peking University (57): : 595 - 604
- [5] Flexible NTT Accelerators for RLWE Lattice-based Cryptography [J]. 2019 IEEE 37TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2019), 2019, : 329 - 332
- [6] Lightweight Hardware Implementation of R-LWE Lattice-Based Cryptography [J]. 2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 403 - 406
- [8] Efficient and Flexible Low-Power NTT for Lattice-Based Cryptography [J]. PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2019, : 141 - 150
- [9] Configurable and High-level Pipelined Lattice-based Post Quantum Cryptography Hardware Accelerator Design [J]. 2023 IEEE 32ND ASIAN TEST SYMPOSIUM, ATS, 2023, : 231 - 236
- [10] Lattice-Based Cryptography: from Reconfigurable Hardware to ASIC [J]. 2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,