共 50 条
- [2] Small and high-speed hardware architectures for the 3GPP standard cipher KASUMI [J]. INFORMATION SECURITY, PROCEEDINGS, 2002, 2433 : 48 - 62
- [3] Implementation for EEA3 algorithm Based on 3GPP Standard [J]. 2018 14TH INTERNATIONAL COMPUTER ENGINEERING CONFERENCE (ICENCO), 2018, : 137 - 140
- [4] High Performance MAC Architecture for 3GPP Modem [J]. ADVANCES IN COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, PROCEEDINGS, 2010, 6059 : 228 - 238
- [5] Implementation of a High Throughput 3GPP Turbo Decoder on GPU [J]. Journal of Signal Processing Systems, 2011, 65 : 171 - 183
- [6] Implementation of a High Throughput 3GPP Turbo Decoder on GPU [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 65 (02): : 171 - 183
- [8] Implementation of a high-performance genetic algorithm processor for hardware optimization [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (01): : 195 - 203
- [9] Performance analysis of software implementation of a 3GPP compliant Turbo Decoder [J]. 2006 IEEE LONG ISLAND SYSTEMS, APPLICATIONS AND TECHNOLOGY CONFERENCE, 2006, : 11 - 14
- [10] Receiver implementation for long codes in 3GPP [J]. WCNC 2003: IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE RECORD, VOLS 1-3, 2003, : 821 - 826