Memory sub-system optimization on a SIMD video signal processor for multi-standard CODEC

被引：0
|
作者：
Park, Jung-Wook [1 ]
Kim, Cheong-Ghil [2 ]
Park, Gi-Ho [3 ]
Kim, Shin-Dug [1 ]
机构：
[1] Dept. of Computer Science, Yonsei University, Seoul, Korea, Republic of
[2] Dept. of Computer Science, Namseoul University, Cheonan-si, Chungnam, Korea, Republic of
[3] Dept. of Computer Engineering, Sejong University, Seoul, Korea, Republic of
来源：
2012 International Conference on Information Science and Applications, ICISA 2012 | 2012年
关键词：
D O I：
10.1109/ICISA.2012.6220960
中图分类号：
学科分类号：
摘要：
17
引用
收藏
相关论文
共 23 条
  • [1] A Unified Forward/Inverse Transform Architecture for Multi-Standard Video Codec Design
    Shen, Sha
    Shen, Weiwei
    Fan, Yibo
    Zeng, Xiaoyang
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (07) : 1534 - 1542
  • [2] A hybrid memory sub-system for video coding applications
    Ang, Su-Shin
    Constantinides, George
    Luk, Wayne
    Cheung, Peter
    FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 317 - +
  • [3] Multi-standard reconfigurable motion estimation processor for hybrid video codecs
    Nunez-Yanez, J. L.
    Spiteri, T.
    Vafiadis, G.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (02): : 73 - 85
  • [4] HW-SW co-design and verification of a multi-standard video and image codec
    Llopis, RP
    Oosterhuis, M
    Ramanathan, S
    INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 393 - 398
  • [5] Implementation of multi-standard video decoder on a heterogeneous coarse-grained reconfigurable processor
    Liu LeiBo
    Chen YingJie
    Wang Dong
    Yin ShouYi
    Wang Xing
    Wang Long
    Lei Hao
    Cao Peng
    Wei ShaoJun
    SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (08) : 1 - 14
  • [6] Implementation of multi-standard video decoder on a heterogeneous coarse-grained reconfigurable processor
    LIU LeiBo
    CHEN YingJie
    WANG Dong
    YIN ShouYi
    WANG Xing
    WANG Long
    LEI Hao
    CAO Peng
    WEI ShaoJun
    Science China(Information Sciences), 2014, 57 (08) : 216 - 229
  • [7] Implementation of multi-standard video decoder on a heterogeneous coarse-grained reconfigurable processor
    LeiBo Liu
    YingJie Chen
    Dong Wang
    ShouYi Yin
    Xing Wang
    Long Wang
    Hao Lei
    Peng Cao
    ShaoJun Wei
    Science China Information Sciences, 2014, 57 : 1 - 14
  • [8] A multi-standard configurable sub-pixel interpolation architecture for video encoding
    Gu, Hui-Tao
    Chen, Shu-Ming
    Sun, Shu-Wei
    Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2009, 31 (06): : 34 - 38
  • [9] MULTI-STANDARD SUB-PIXEL INTERPOLATION ARCHITECTURE FOR VIDEO MOTION ESTIMATION
    Lu, Liang
    McCanny, John V.
    Sezer, Sakir
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 229 - 232
  • [10] A 342 mW Mobile Application Processor With Full-HD Multi-Standard Video Codec and Tile-Based Address-Translation Circuits
    Iwata, Kenichi
    Irita, Takahiro
    Mochizuki, Seiji
    Ueda, Hiroshi
    Ehama, Masakazu
    Kimura, Motoki
    Takemura, Jun
    Matsumoto, Keiji
    Yamamoto, Eiji
    Teranuma, Tadashi
    Takakubo, Katsuji
    Watanabe, Hiromi
    Yoshioka, Shinichi
    Hattori, Toshihiro
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (01) : 59 - 68
123