A multi-objective optimization mapping algorithm for coarse grained reconfigurable architectures

被引：0
|
作者：
Chen, Nai-Jin [1 ,3 ]
Jiang, Jian-Hui [2 ]
机构：
[1] College of Computer and Information Science, Anhui Polytechnic University, Wuhu,Anhui,241000, China
[2] School of Software Engineering, Tongji University, Shanghai,201804, China
[3] School of Computer Science and Technology, Tianjin University, Tianjin,300072, China
来源：
Tien Tzu Hsueh Pao/Acta Electronica Sinica | 2015年 / 43卷 / 11期
关键词：
Accumulation probability weight - Asynchronous computation delay - Reconfigurable cell arrays - Resource Constraint - Temporal mappings;
D O I：
10.3969/j.issn.0372-2112.2015.11.003
中图分类号：
学科分类号：
摘要：
16
引用
下载
收藏
页码：2151 / 2160
相关论文
共 50 条
  • [1] Systolic Algorithm Mapping for Coarse Grained Reconfigurable Array Architectures
    Patel, Kunjan
    Bleakley, C. J.
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 351 - 357
  • [2] Mapping Algorithm for Coarse-Grained Reconfigurable Multimedia Architectures
    Chen, Naijin
    Jiang, Jianhui
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 288 - 293
  • [3] A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures
    Ahn, Minwook
    Yoon, Jonghee W.
    Paek, Yunheung
    Kim, Yoonjin
    Kiemb, Mary
    Choi, Kiyoung
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 361 - +
  • [4] An algorithm for mapping loops onto coarse-grained reconfigurable architectures
    Lee, JE
    Choi, K
    Dutt, ND
    ACM SIGPLAN NOTICES, 2003, 38 (07) : 183 - 188
  • [5] Regular mapping for coarse-grained reconfigurable architectures
    Hannig, F
    Dutta, H
    Teich, J
    2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 57 - 60
  • [6] A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures
    Yoon, Jonghee W.
    Shrivastava, Aviral
    Park, Sanghyun
    Ahn, Minwook
    Paek, Yunheung
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (11) : 1565 - 1578
  • [7] Mapping Multi-Domain Applications onto Coarse-Grained Reconfigurable Architectures
    Lee, Ganghee
    Choi, Kiyoung
    Dutt, Nikil D.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (05) : 637 - 650
  • [8] Mapping Imperfect Loops to Coarse-Grained Reconfigurable Architectures
    Sim, Hyeonuk
    Lee, Hongsik
    Seo, Seongseok
    Lee, Jongeun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (07) : 1092 - 1104
  • [9] A multi-objective optimization algorithm based on subgroup stratified coarse-grained model and its application*
    Li, Timing
    Zhang, Yongzhe
    Li, Kewen
    Liang, Yongqi
    Ma, Xiangbo
    COMPUTERS & ELECTRICAL ENGINEERING, 2021, 92
  • [10] Multi-objective mapping for NoC architectures
    Benyamina, Abou El Hassan
    Boulet, Pierre
    Journal of Digital Information Management, 2007, 5 (06): : 378 - 384
12345