A Quantitative Analytical Model of Paralleled SiC MOSFETs for Calculating Unbalanced Switching Currents and Energy

被引:0
|
作者
Lv, Jianwei [1 ]
Chen, Cai [1 ]
Yan, Yiyang [1 ]
Liu, Baihan [1 ]
Zheng, Zexiang [1 ]
Kang, Yong [1 ]
机构
[1] Huazhong Univ Sci & Technol, State Key Lab High Dens Elect Energy Convers, Wuhan 430074, Peoples R China
基金
中国国家自然科学基金;
关键词
MOSFET; Semiconductor device modeling; Integrated circuit modeling; Analytical models; Silicon carbide; Mathematical models; Switches; Analytical switching model; multichip sic power modules; unbalanced dynamic currents; paralleled sic metal-oxide-semiconductor field-effect transistors; CONVERTERS;
D O I
10.1109/TPEL.2024.3448201
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Uneven dynamic currents between paralleled silicon carbide (SiC) metal-oxide-semiconductor field-effect transistors (mosfets) can cause unbalanced switching losses, challenging the circuit reliability. Therefore, it is essential to quantitatively evaluate unbalanced dynamic currents during circuit design and application. However, the existing calculation methods face challenges in modeling or are time-consuming in circuits with paralleled mosfets. To address these issues, this article presents an analytical model to calculate the unbalanced switching currents and switching energy, which is applicable to circuits with any parallel number (n) and easier to use than Spice simulation method. To address the challenge of the high circuit order, the power and driving circuits are decoupled and modeled, reducing the equation order to 3n - 1. To handle the numerous parasitic mutual inductances, the inductance matrices are used for modeling. Moreover, the nonlinear die parameters and their temperature dependence are considered to guarantee accuracy. The accuracy of the presented model is verified by experiments. The model-calculated waveforms fit the tested results well. Under various switching speeds, load currents, and die temperatures, the model can accurately predict the dynamic current differences and unbalanced switching energy, with calculation errors lower than 8% for the current differences and 11% for the switching energy.
引用
收藏
页码:16673 / 16694
页数:22
相关论文
共 50 条
  • [1] An Improved Analytical Model for Predicting the Switching Performance of SiC MOSFETs
    Liang, Mei
    Zheng, Trillion Q.
    Li, Yan
    JOURNAL OF POWER ELECTRONICS, 2016, 16 (01) : 374 - 387
  • [2] Balancing of Peak Currents between Paralleled SiC MOSFETs by Source Impedances
    Mao, Yincan
    Miao, Zichen
    Ngo, Khai D. T.
    Wang, Chi-Ming
    2017 THIRTY SECOND ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2017, : 800 - 803
  • [3] Dynamic Switching of SiC Power MOSFETs Based on Analytical Subcircuit Model
    Talesara, Vishank
    Xing, Diang
    Fang, Xiangxiang
    Fu, Lixing
    Shao, Ye
    Wang, Jin
    Lu, Wu
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2020, 35 (09) : 9680 - 9689
  • [4] Balancing the Switching Losses of Paralleled SiC MOSFETs Using a Stepwise Gate Driver
    Luedecke, Christoph
    Aghdaei, Alireza
    Laumen, Michael
    De Doncker, Rik W.
    2021 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2021, : 5400 - 5406
  • [5] Individual Control of Paralleled SiC-MOSFETs with Nano-Second Level Switching Timing Synchronization
    Takagi, Naoki
    Endoh, Tetuso
    Takahashi, Yoshikazu
    Takako, Yasuhiro
    Hanyu, Takahiro
    2024 36TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND IC S, ISPSD 2024, 2024, : 188 - 191
  • [6] An Accurate Analytical Model of SiC MOSFETs for Switching Speed and Switching Loss Calculation in High-Voltage Pulsed Power Supplies
    Ma, Zaojun
    Pei, Yunqing
    Wang, Laili
    Yang, Qingshou
    Qi, Zhiyuan
    Zeng, Guanghui
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2023, 38 (03) : 3281 - 3297
  • [7] Switching Current Imbalance Mitigation for Paralleled SiC MOSFETs Using Common-mode Choke in Gate Loop
    Liu, Jiye
    Zheng, Zedong
    2020 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2020, : 705 - 710
  • [8] An analytical subthreshold I-V model of SiC MOSFETs
    Li, Yi
    Zhou, Tao
    Jiang, Geng
    Deng, Liangbin
    Guo, Zixuan
    Sun, Qiaoling
    Yin, Bangyong
    Yang, Yuqiu
    Wu, Junyao
    Cai, Huan
    Wang, Jun
    Yin, Jungang
    Liu, Qin
    Deng, Linfeng
    MICROELECTRONICS JOURNAL, 2024, 146
  • [9] A Switching Oscillation Suppression Method With Clamping Function and Quantitative Design for SiC MOSFETs
    Chen, Jian
    Song, Wensheng
    Xu, Jianping
    Yue, Hao
    Luo, Quanming
    Mantooth, Homer Alan
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2024, 39 (06) : 7076 - 7085
  • [10] Balancing of Peak Currents Between Paralleled SiC MOSFETs by Drive-Source Resistors and Coupled Power-Source Inductors
    Mao, Yincan
    Miao, Zichen
    Wang, Chi-Ming
    Ngo, Khai D. T.
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2017, 64 (10) : 8334 - 8343