Reliability analysis under bias stress and elevated temperature of dual-gate IGZO TFT

被引:0
|
作者
Wei, Jingxuan [1 ]
Li, Nannan [1 ]
Zhang, Yu [1 ]
Wu, Xuefeng [1 ]
Zhu, Jiyuan [1 ]
Bai, Rongxu [1 ]
Chao, Xin [1 ]
Zhang, Wenrui [2 ]
Ji, Li [1 ]
Sun, Qingqing [1 ,3 ]
Zhang, David Wei [1 ]
Hu, Shen [1 ,3 ]
机构
[1] Fudan Univ, Sch Microelect, Shanghai 200433, Peoples R China
[2] Chinese Acad Sci, Ningbo Inst Mat Technol & Engn, Zhejiang Prov Engn Res Ctr Energy Optoelect Mat &, Ningbo 315201, Peoples R China
[3] Jiashan Fudan Inst, Jiashan 314100, Peoples R China
关键词
THIN-FILM TRANSISTORS; VOLTAGE; INSTABILITY; CHANNEL;
D O I
10.1063/5.0232559
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Indium-gallium-zinc oxide (IGZO) as a star material has been broadly applied in multiple functional devices, including planar displays, flexible electronic devices, and photoelectronics. In recent years, the development of artificial intelligence and great data also extends the application of IGZO-based thin film transistors (TFTs) to memory, memristors, and neuromorphic computing. Thus, the research of high performance and reliable IGZO TFTs attracts tremendous attention worldwide. Herein, a high-quality IGZO thin film was deposited via atomic layer deposition, and a dual-gate (DG) IGZO TFT was fabricated. Comprehensive electrical characterization was conducted on the fabricated DG IGZO TFTs, revealing that DG IGZO TFTs exhibited good performance for reliability analysis. The reliability and degradation mechanism of the DG IGZO TFT was systematically investigated under bias stress at room temperature and elevated temperatures of 350, 400, and 450 K by the comprehensive electrical characterization. Results indicate that the defects of the dual gate insulators and the interfaces majorly influence the degradation under bias stresses, while the carrier scattering of the IGZO channel is the major degradation mechanism under elevated temperatures. These findings highlight the degradation mechanism of the DG IGZO TFT under bias stress and elevated temperatures from a novel viewpoint, which provides a utilizable reference to its application in circuits. (c) 2024 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution-NonCommercial 4.0International (CC BY-NC) license (https://creativecommons.org/licenses/by-nc/4.0/).
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Mechanism of Threshold Voltage Instability in Double Gate α-IGZO Nanosheet TFT Under Bias and Temperature Stress
    Aslam, Muhammad
    Chang, Shu-Wei
    Chen, Yi-Ho
    Lee, Yao-Jen
    Li, Yiming
    Lee, Wen-Hsi
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 464 - 471
  • [2] Analysis of Improved Performance Under Negative Bias Illumination Stress of Dual Gate Driving a-IGZO TFT by TCAD Simulation
    Billah, Mohammad Masum
    Chowdhury, Md Delwar Hossain
    Mativenga, Mallory
    Um, Jae Gwang
    Mruthyunjaya, Ravi K.
    Heiler, Gregory N.
    Tredwell, Timothy John
    Jang, Jin
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (06) : 735 - 738
  • [3] Dual-Gate TFT For Chemical Detection
    Le Bihan, F.
    Donero, Laetitia
    Le Borgne, Brice
    De Sagazan, Olivier
    Tessier, Pierre-Yves
    El Mel, Abel-Aziz
    Kovacevic, Eva
    Le Brizoual, Laurent
    THIN FILM TRANSISTOR TECHNOLOGIES 14 (TFTT 14), 2018, 86 (11): : 169 - 176
  • [4] High-Current-Drive Dual-Gate a-IGZO TFT With Nanometer Dotlike Doping
    Liao, Chun-Hung
    Li, Chang-Hung
    Zan, Hsiao-Wen
    Meng, Hsin-Fei
    Tsai, Chuang-Chuang
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (10) : 1274 - 1276
  • [5] Piezoelectric Pressure Sensing Device Using Top-Gate Effect of Dual-Gate a-IGZO TFT
    Geng, Di
    Han, Songyi
    Seo, Heejae
    Mativenga, Mallory
    Jang, Jin
    IEEE SENSORS JOURNAL, 2017, 17 (03) : 585 - 586
  • [6] Reduction of Negative Bias and Light Instability of a-IGZO TFTs by Dual-Gate Driving
    Hong, Sejin
    Lee, Suhui
    Mativenga, Mallory
    Jang, Jin
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (01) : 93 - 95
  • [7] High-Speed Dual-Gate a-IGZO TFT-Based Circuits With Top-Gate Offset Structure
    Li, Xiuling
    Geng, Di
    Mativenga, Mallory
    Jang, Jin
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (04) : 461 - 463
  • [8] Contact Length Scaling in Dual-Gate IGZO TFTs
    Wu, Zijing
    Niu, Jiebin
    Lu, Congyan
    Bai, Ziheng
    Chen, Kaifei
    Wu, Zhenhua
    Lu, Wendong
    Liu, Menggan
    Liao, Fuxi
    Geng, Di
    Lu, Nianduan
    Yang, Guanhua
    Li, Ling
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (03) : 408 - 411
  • [9] Anomalous Photocurrent Characteristic at Negative Gate Bias in IGZO TFT
    Inoue, Takayuki
    Tsubuku, Masashi
    Takahashi, Masahiro
    Miyanaga, Akiharu
    Yamazaki, Shunpei
    IDW'10: PROCEEDINGS OF THE 17TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2010, : 751 - 754
  • [10] Analysis of stability improvement in ZnO thin film transistor with dual-gate structure under negative bias stress
    Yun, Ho-Jin
    Kim, Young-Su
    Jeong, Kwang-Seok
    Kim, Yu-Mi
    Yang, Seung-dong
    Lee, Hi-Deok
    Lee, Ga-Won
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (04)