FPGA-based all-digital resolver-digital conversion algorithm

被引：0
|
作者：
Zhao, Pin-Zhi [1 ]
Yang, Gui-Jie [1 ]
机构：
[1] School of Electrical Engineering and Automation, Harbin Institute of Technology, Harbin 150001, China
来源：
Harbin Gongye Daxue Xuebao/Journal of Harbin Institute of Technology | 2010年 / 42卷 / 12期
关键词：
11;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1911 / 1915
相关论文
共 50 条
  • [1] All-digital resolver-digital converter algorithm based on principle of Δ∑ modulation
    Zhou, C.-P., 1600, Editorial Department of Electric Machines and Control (17):
  • [2] FPGA-based All-digital Transmitters
    Cordeiro, R. F.
    Oliveira, Arnaldo S. R.
    Vieira, Jose
    2015 25TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2015,
  • [3] High-Accuracy All-Digital Resolver-to-Digital Conversion
    Bergas-Jane, Joan
    Ferrater-Simon, Coia
    Gross, Gabriel
    Ramirez-Pisco, Rodrigo
    Galceran-Arellano, Samuel
    Rull-Duran, Joan
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2012, 59 (01) : 326 - 333
  • [4] FPGA-based All-digital Software Defined Radio Receiver
    Prata, Andre
    Oliveira, Arnaldo S. R.
    Carvalho, Nuno Borges
    2015 25TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2015,
  • [5] A Novel All-Digital Resolver-to-Digital Conversion System Based on Numerical Synchronous Integration
    Mi, Wenyuan
    Li, Qi
    Jian, Fangheng
    Wang, Dafang
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2023, 70 (09) : 9623 - 9631
  • [6] FPGA-based All-digital Software Defined Radio System Demonstration
    Cordeiro, Rui F.
    Prata, Andre
    Oliveira, Arnaldo S. R.
    Carvalho, Nuno Borges
    Vieira, Jose N.
    2015 25TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2015,
  • [7] An FPGA-Based Linear All-Digital Phase-Locked Loop
    Kumm, Martin
    Klingbeil, Harald
    Zipf, Peter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (09) : 2487 - 2497
  • [8] All-digital FPGA-based RF pulsed transmitter with hardware complexity reduction techniques
    de Menezes, Nagila Ribeiro
    Hernandez, Hugo Daniel
    Carvalho, Dionisio
    Van Noije, Wilhelmus
    33RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2020), 2020,
  • [9] An FPGA-based design and implementation of an all-digital serializer for inter module communication in SoC
    Assaad, Maher
    Alser, Mohammed
    IEICE ELECTRONICS EXPRESS, 2011, 8 (23): : 2017 - 2023
  • [10] An FPGA-based Multi-level All-Digital Transmitter with 1.25 GHz of Bandwidth
    Dinis, Daniel C.
    Ma, Rui
    Teo, Koon H.
    Orlik, Philip
    Oliveira, Arnaldo S. R.
    Vieira, Jose
    2018 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM - IMS, 2018, : 659 - 662
12345