Parallel implementation of Viterbi algorithm

被引：0
|
作者：
Šuligoj, Domen [1 ]
Trobec, Roman [1 ]
Robič, Borut [1 ]
机构：
[1] Franca Kramarja 14, 5290 Šempeter pri Novi Gorici, Slovenia
来源：
Elektrotehniski Vestnik/Electrotechnical Review | 2002年 / 69卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
14
引用
收藏
页码：90 / 94
相关论文
共 50 条
  • [1] PARALLEL VITERBI ALGORITHM IMPLEMENTATION - BREAKING THE ACS-BOTTLENECK
    FETTWEIS, G
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1989, 37 (08) : 785 - 790
  • [2] EFFICIENT COMPUTING METHODS FOR PARALLEL PROCESSING - AN IMPLEMENTATION OF THE VITERBI ALGORITHM
    WEN, KA
    WANG, JF
    COMPUTERS & MATHEMATICS WITH APPLICATIONS, 1989, 17 (12) : 1511 - 1521
  • [3] A parallel Viterbi decoding algorithm
    Reeve, JS
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2001, 13 (02): : 95 - 102
  • [4] PARALLEL PROCESSING FOR VITERBI ALGORITHM
    KUEI, AW
    JAU, YL
    ELECTRONICS LETTERS, 1988, 24 (17) : 1098 - 1099
  • [5] Parallel Viterbi algorithm for a VLIW DSP
    Khan, SA
    Saqib, MM
    Ahmed, S
    2000 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS, VOLS I-VI, 2000, : 3390 - 3393
  • [6] Iterative Viterbi algorithm: Implementation issues
    Wei, L
    IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2004, 3 (02) : 382 - 386
  • [7] A VVC Dependent Quantization Optimization Based on the Parallel Viterbi Algorithm and Its FPGA Implementation
    Sheng, Qinghua
    Cheng, Yu
    Huang, Xiaofang
    Lai, Changcai
    Huang, Xiaofeng
    Yin, Haibin
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2024, E107D (07) : 797 - 806
  • [8] Efficient parallel implementation of three-point viterbi decoding algorithm on CPU, GPU, and FPGA
    Li, Rongchun
    Dou, Yong
    Zou, Dan
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2014, 26 (03): : 821 - 840
  • [9] Parallel Trellis Viterbi Algorithm for Sparse Channels
    McGinty, Nigel C.
    Kennedy, Rodney A.
    Hoeher, Peter
    IEEE COMMUNICATIONS LETTERS, 1998, 2 (05) : 143 - 145
  • [10] An efficient parallel algorithm for list Viterbi decoding
    Sánchez, V
    Peinado, AM
    SIGNAL PROCESSING, 2003, 83 (03) : 511 - 515
12345