A Design Technology of Fault Tolerance Circuit Systems Facing Complex Electromagnetic Environments

被引：3
|
作者：
Zhang J. [1 ]
Cai J. [1 ]
Meng Y. [1 ]
机构：
[1] Department of Electronic and Optical Engineering, Ordnance Engineering College, Shijiazhuang
来源：
Cai, Jinyan | 1600年 / Xi'an Jiaotong University卷 / 51期
关键词：
Complex electromagnetic environment; Evolvable hardware; Fault tolerance circuits; Interactive-collaborative; Redundant fault tolerance;
D O I：
10.7652/xjtuxb201702009
中图分类号：
学科分类号：
摘要：
A novel design technology for fault tolerance circuit systems based on interactive-collaborative fault tolerance (ICFT) technology is proposed to solve the problems that the redundant fault tolerance circuit systems have single fault tolerance form, their fault tolerance ability is limited, the use of redundant units is insufficient, and the reliability is low in complex electromagnetic environment. Fault units are replaced by redundant trouble-free units according to the expected output signals of the whole circuit system. When there are not enough redundant trouble-free units, the evolvable hardware (EHW) and the reparation balance technology (RBT) are combined, and then the passive-ICFT technology is used to achieve fault tolerance for existing fault. The active-ICFT is used only when the passive-ICFT fails, and then sub-circuit functions are redistributed. Simulation results show that the max faults units cumulative of working circuit of ICFT technology are forty-one, which are far greater than sixteen of conventional redundant fault tolerance and EHW (CRFT-EHW) technology. © 2017, Editorial Office of Journal of Xi'an Jiaotong University. All right reserved.
引用
收藏
页码：53 / 59
页数：6
相关论文
共 16 条
  • [1] John T., Self-voting dual-modular-redundancy circuits for single-event-transient mitigation, IEEE Transactions on Nuclear Science, 55, 6, pp. 3435-3439, (2008)
  • [2] Levitin G., Xing L.D., Dai Y.S., Optimal design of hybrid redundant systems with delayed failure-driven standby mode transfer, IEEE Transactions on Systems, Man, and Cybernetics: Systems, 45, 10, pp. 1336-1344, (2015)
  • [3] Levitin G., Xing L.D., Hanoch B.H., Effect of failure propagation on cold vs. hot standby tradeoff in heterogeneous 1-out-of-N:G systems, IEEE Transactions on Reliability, 64, 1, pp. 410-419, (2015)
  • [4] Almukhaizim S., Sinanoglu O., Novel hazard-free majority voter for n-modular redundancy-based fault tolerance in asynchronous circuits, IET Computers & Digital Techniques, 5, 4, pp. 306-315, (2011)
  • [5] Haddow P.C., Tyrrell A.M., Challenges of evolvable hardware: past, present and the path to a promising future, Genetic Programming and Evolvable Machines, 12, 3, pp. 183-215, (2011)
  • [6] Yao X., Higuchi T., Promises and challenges of evolvable hardware, IEEE Transactions on Systems, Man, and Cybernetics: Part C Applications and Reviews, 29, 1, pp. 87-97, (1999)
  • [7] Chu J., Man M., Chang X., Et al., Design of motor control circuit based on TMR-EHW in complex electromagnetic environment, High Voltage Engineering, 38, 9, pp. 2314-2321, (2012)
  • [8] Wang J., Lee C.H., Virtual reconfigurable architecture for evolving combinational logic circuits, Journal of Central South University, 21, 5, pp. 1862-1870, (2014)
  • [9] Elnokity O.E., Mahmoud I.I., Refai M.K., Et al., Hardware implementation of virtual reconfigurable circuit for fault tolerant evolvable hardware system on FPGA, Lecture Notes in Engineering and Computer Science, 2, 1, pp. 7-10, (2014)
  • [10] Zhang J.B., Cai J.Y., Meng Y.F., Et al., Fault self-repair strategy based on evolvable hardware and reparation balance technology, Chinese Journal of Aeronautics, 27, 5, pp. 1211-1222, (2014)
12