Implementation of a neural classifier on a FPGA-based reconfigurable system of cardiac arrhythmias

被引：0
|
作者：
机构：
[1] Hamed, Amel Baba
[2] Bechar, Hassane
[3] Chikh, Mohammed Amine
来源：
Baba Hamed, Amel (amel.baba1@yahoo.fr) | 1600年 / Editura ELECTRA卷 / 64期
关键词：
Computer hardware description languages;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Towards efficient implementation of MLPANN classifier on the FPGA-based embedded system
    Saric, Rijad
    Beganovic, Nejra
    Jokic, Dejan
    Custovic, Edhem
    [J]. IFAC PAPERSONLINE, 2022, 55 (04): : 207 - 212
  • [2] ANYBOARD - AN FPGA-BASED, RECONFIGURABLE SYSTEM
    VANDENBOUT, DE
    MORRIS, JN
    THOMAE, D
    LABROZZI, S
    WINGO, S
    HALLMAN, D
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (03): : 21 - 30
  • [3] Design and Implementation of FPGA-Based Modified BKNN Classifier
    Liu, Jihong
    Li, Baorui
    Liang, Deqin
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2007, 7 (03): : 67 - 71
  • [4] A reconfigurable FPGA-based spiking neural network accelerator
    Yin, Mingqi
    Cui, Xiaole
    Wei, Feng
    Liu, Hanqing
    Jiang, Yuanyuan
    Cui, Xiaoxin
    [J]. MICROELECTRONICS JOURNAL, 2024, 152
  • [5] An Implementation of Reconfigurable Match Table for FPGA-Based Programmable Switches
    Song, Xiaoyong
    Guo, Zhichuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024,
  • [6] Design and Implementation of Reconfigurable Integrated FPGA-based PSK Demodulator
    Ghamkhari, Seyedeh Fatemeh
    Karimian, Shokrollah
    [J]. 2020 10TH INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATIONS (IST), 2020, : 132 - 136
  • [7] FPGA-based reconfigurable computing
    Chang, J. Morris
    Lo, C. Dan
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2006, 30 (06) : 281 - 282
  • [8] Implementation of FPGA-based Accelerator for Deep Neural Networks
    Tsai, Tsung-Han
    Ho, Yuan-Chen
    Sheu, Ming-Hwa
    [J]. 2019 IEEE 22ND INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2019,
  • [9] A FPGA-based parallel semi-naive Bayes classifier implementation
    Choi, Sun-Wook
    Lee, Chong Ho
    [J]. IEICE ELECTRONICS EXPRESS, 2013, 10 (19):
  • [10] FPGA-based Convolutional Neural Network Design and Implementation
    Yan, Ruitao
    Yi, Jianjun
    He, Jie
    Zhao, Yifan
    [J]. 2023 3RD ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS TECHNOLOGY AND COMPUTER SCIENCE, ACCTCS, 2023, : 456 - 460
12345