System architecture and hardware design of the CDF XFT online track processor

被引：0

作者：

Holm, S. ^{[1
]}

Dittman, J.R. ^{[1
]}

Freeman, J. ^{[1
]}

Klein, R. ^{[1
]}

Lewis, J.D. ^{[1
]}

Shaw, T.M. ^{[1
]}

Wesson, T. ^{[1
]}

Ciobanu, C. ^{[1
]}

Gerstenslager, J. ^{[1
]}

Hoftiezer, J. ^{[1
]}

Hughes, R. ^{[1
]}

Johnson, M. ^{[1
]}

Koehn, P. ^{[1
]}

Neu, C. ^{[1
]}

Sanchez, C. ^{[1
]}

et. al. ^{[1
]}

机构：

[1] Fermi Natl Accelerator Lab

来源：

IEEE Transactions on Nuclear Science | 2000年 / 47卷 / 3 II期

关键词：

Algorithms - Computer architecture - Computer hardware - Electric potential - Microcontrollers - Pattern recognition - Programmable logic controllers;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

A trigger track processor is being designed for CDF Run 2. This processor identifies high momentum (PT > 1.5 GeV/c) charged tracks in the new central outer tracking chamber for the CDF II detector. The design of the track processor, called the eXtremely Fast Tracker (XFT), is highly parallel and handle an input rate of 183 Gbits/sec and output rate of 44 Gbits/sec. The XFT is pipelined and reports the results for a new event every 132ns. The XFT uses three stages, hit classification, segment finding, and segment linking. The pattern recognition algorithms for the three stages are implemented in Programmable Logic Devices (PLDs) which allow for in-situ modification of the algorithm at any time. The PLDs reside on three different types of modules. Prototypes of each of these modules have been designed and built, and are working. An overview of the hardware design and the system architecture are presented.

引用

页码：895 / 902

共 50 条

[1] System architecture and hardware design of the CDF XFT online track processor
Holm, S
Dittman, JR
Freeman, J
Klein, R
Lewis, JD
Shaw, TM
Wesson, T
Ciobanu, C
Gerstenslager, J
Hoftiezer, J
Hughes, R
Johnson, M
Koehn, P
Neu, C
Sanchez, C
Winer, BL
Bloom, K
Gerdes, D
Dawson, JW
Haberichter, WN
[J]. 1999 IEEE NUCLEAR SCIENCE SYMPOSIUM - CONFERENCE RECORD, VOLS 1-3, 1999, : 267 - 274
[2] System architecture and hardware design of the CDF XFT online track processor
Holm, S
Dittman, JR
Freeman, J
Klein, R
Lewis, JD
Shaw, TM
Wesson, T
Ciobanu, C
Gerstenslager, J
Hoftiezer, J
Hughes, R
Johnson, M
Koehn, P
Neu, C
Sanchez, C
Winer, BL
Bloom, K
Gerdes, D
Dawson, JW
Haberichter, WN
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2000, 47 (03) : 895 - 902
[3] Online track processor for the CDF upgrade
Ciobanu, C
Chung, J
Gerstenslager, J
Hoftiezer, J
Hughes, R
Koehn, P
Neu, C
Sanchez, C
Thomson, E
Winer, B
Dittmann, J
Freeman, J
Holm, S
Lewis, J
Shaw, T
Wesson, T
Bloom, K
Gerdes, D
Goldschmidt, N
Dawson, J
Haberichter, W
[J]. 2001 IEEE NUCLEAR SCIENCE SYMPOSIUM, CONFERENCE RECORDS, VOLS 1-4, 2002, : 922 - 926
[4] Online track processor for the CDF upgrade
Thomson, EJ
Ciobanu, C
Chung, JY
Gerstenslager, J
Hoftiezer, J
Hughes, RE
Johnson, M
Koehn, P
Neu, C
Sanchez, C
Winer, BL
Dittmann, J
Freeman, J
Holm, S
Lewis, JD
Lin, CJ
Shaw, T
Wesson, T
Bloom, K
Gerdes, D
Goldschmidt, N
Dawson, J
Haberichter, W
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2002, 49 (03) : 1063 - 1070
[5] Online track processor for the CDF upgrade
Thomson, E.J.
Ciobanu, C.
Chung, J.Y.
Gerstenslager, J.
Hoftiezer, J.
Hughes, R.E.
Johnson, M.
Koehn, P.
Neu, C.
Sanchez, C.
Winer, B.L.
Dittmann, J.
Freeman, J.
Holm, S.
Lewis, J.D.
Lin, C.J.
Shaw, T.
Wesson, T.
Bloom, K.
Gerdes, D.
Goldschmidt, N.
Dawson, J.
Haberichter, W.
[J]. IEEE Transactions on Nuclear Science, 2002, 49 II (03) : 1063 - 1070
[6] Online track processor for the CDF upgrade
Ciobanu, C
Gerstenslager, J
Hoftiezer, J
Hughes, R
Johnson, M
Koehn, P
Neu, C
Sanchez, C
Winer, BL
Freeman, J
Holm, S
Lewis, JD
Shaw, T
Wesson, T
Bloom, K
Gerdes, D
Dawson, JW
Haberichter, WN
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1999, 46 (04) : 933 - 939
[7] The Gigafitter: an Online Track Fitting Processor for CDF Experiment and Beyond
Amerio, S.
Annovi, A.
Bettini, M.
Bucciantonio, M.
Catastini, P.
Crescioli, F.
Dell'Orso, M.
Di Ruzza, B.
Giannetti, P.
Lucchesi, D.
Nicoletto, M.
Piendibene, M.
[J]. 2010 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD (NSS/MIC), 2010, : 636 - 639
[8] An Efficient Hardware Architecture Design of EEMD Processor for Electrocardiography Signal
Chen, I-Wei
Chuang, Shang-Yi
Wu, Wen-Jun
Fang, Wai-Chi
[J]. 2018 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS): ADVANCED SYSTEMS FOR ENHANCING HUMAN HEALTH, 2018, : 463 - 466
[9] A model-year architecture approach to hardware reuse in digital signal processor system design
Wedgwood, J
Buchanan, G
[J]. VHDL INTERNATIONAL USERS' FORUM, PROCEEDINGS, 1997, : 231 - 240
[10] ARCHITECTURE AND DEVELOPMENT OF THE CDF HARDWARE EVENT BUILDER
SHAW, TM
BOOTH, AW
BOWDEN, M
GONZALEZ, H
SINERVO, PK
RAGAN, KJ
BAKER, MS
DONG, CC
KWARCIANY, RK
VANCONANT, R
WHITMAN, MJ
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (01) : 765 - 769

← 1 2 3 4 5 →