Design and implementation of mode reconfigurable NAND flash error correcting system

被引：0
|
作者：
Xu, Fuxin [1 ]
Liu, Ying [1 ]
Liu, Yanqun [1 ]
Xiang, Chao [1 ]
机构：
[1] Xu, Fuxin
[2] Liu, Ying
[3] Liu, Yanqun
[4] Xiang, Chao
来源：
Xu, F. (xfx.300@163.com) | 1918年 / Central South University of Technology卷 / 44期
关键词：
15;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1918 / 1925
相关论文
共 50 条
  • [1] Design and Implementation of a NAND Flash Controller in SoC
    Gong Xin
    Dai Zibin
    Li Wei
    Feng Lulu
    [J]. 2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [2] A new type of NAND flash-based file system: Design and implementation
    Tianzhou Chen
    Xiangsheng Wang
    Wei Hu
    Wei Duan
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-4, 2006, : 1655 - +
  • [3] Design and Implementation of a Fine-Grained NAND Flash programmer
    Zhang Li
    Wang Wenming
    Tan Yuan
    Sun Xunhu
    Sun Zhi
    Yang Yang
    [J]. 2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012), 2012, : 257 - 261
  • [4] Reliable MLC NAND Flash Memories Based on Nonlinear t-Error-Correcting Codes
    Wang, Zhen
    Karpovsky, Mark
    Joshi, Ajay
    [J]. 2010 IEEE-IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS DSN, 2010, : 41 - 50
  • [5] VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory
    Choi, Hyojin
    Liu, Wei
    Sung, Wonyong
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (05) : 843 - 847
  • [6] Storage system design on NAND flash for embedded Linux system
    Hu, Yongqi
    Hou, Zifeng
    [J]. Jisuanji Gongcheng/Computer Engineering, 2006, 32 (04): : 61 - 63
  • [7] High-Speed Reconfigurable Parallel System to Design Good Error Correcting Codes in Communications
    Gomez-Pulido, Juan A.
    Vega-Rodriguez, Miguel A.
    Sanchez-Perez, Juan M.
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2012, 66 (02): : 147 - 152
  • [8] High-Speed Reconfigurable Parallel System to Design Good Error Correcting Codes in Communications
    Juan A. Gómez-Pulido
    Miguel A. Vega-Rodríguez
    Juan M. Sánchez-Pérez
    [J]. Journal of Signal Processing Systems, 2012, 66 : 147 - 152
  • [9] Design and Implementation of NAND Simulator for Bit Error Rate Model
    Kim, Kijin
    Lim, Seung-Ho
    [J]. ADVANCED SCIENCE LETTERS, 2017, 23 (12) : 12780 - 12784
  • [10] THE DRIVER DESIGN AND IMPLEMENTATION OF NAND FLASH BASED ON MEMORY TECHNOLOGY DEVICE
    Meng, Huimin
    Lan, Zhenping
    Fang, Yuan
    [J]. PROCEEDINGS OF 2011 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND APPLICATION, ICCTA2011, 2011, : 886 - 889
12345