Tunneling barrier structures in room-temperature operating silicon single-electron and single-hole transistors

被引:0
|
作者
Saitoh, Masumi [1 ]
Majima, Hideaki [1 ]
Hiramoto, Toshiro [1 ]
机构
[1] Saitoh, Masumi
[2] Majima, Hideaki
[3] Hiramoto, Toshiro
来源
Saitoh, M. (masumi@nano.iis.u-tokyo.ac.jp) | 1600年 / Japan Society of Applied Physics卷 / 42期
关键词
Single electron transistors - Single hole transistors - Tunneling barrier structures - Ultranarrow channel - Valence band;
D O I
暂无
中图分类号
学科分类号
摘要
We investigate the tunneling barrier structures formed in the room-temperature-operating silicon single-electron transistors and single-hole transistors. The devices are in the form of ultranarrow-channel metal-oxide-semiconductor field-effect transistors (MOSFETs) with both n+ and p+ source/drain contacts. From the Coulomb blockade characteristics of both electrons and holes in the same physical channel profile, it is found that higher tunneling barriers and smaller effective dots (potential wells) which cannot be physically defined are formed in the valence band than in the conduction band. It is suggested that, in order to improve the operation temperature of single charge devices, a single-hole system is preferable to a single-electron system.
引用
收藏
页码:2426 / 2428
相关论文
共 50 条
  • [1] Tunneling barrier structures in room-temperature operating silicon single-electron and single-hole transistors
    Saitoh, M
    Majima, H
    Hiramoto, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 2426 - 2428
  • [2] Effects of oxidation process on the tunneling barrier structures in room-temperature operating silicon single-electron transistors
    Saitoh, M
    Murakami, T
    Hiramoto, T
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2002, 1 (04) : 214 - 218
  • [3] Integration of silicon single-electron transistors operating at room temperature
    Hiramoto, Toshiro
    [J]. NANOSCALED SEMICONDUCTOR-ON-INSULATOR STRUCTURES AND DEVICES, 2007, : 97 - 112
  • [4] Room-temperature transient carrier transport in germanium single-hole/electron transistors
    Liao, WM
    Li, PW
    Kuo, DMT
    Lai, WT
    [J]. APPLIED PHYSICS LETTERS, 2006, 88 (18)
  • [5] SINGLE-ELECTRON TUNNELING UP TO ROOM-TEMPERATURE
    SCHONENBERGER, C
    VANHOUTEN, H
    DONKERSLOOT, HC
    VANDERPUTTEN, AMT
    FOKKINK, LGJ
    [J]. PHYSICA SCRIPTA, 1992, T45 : 289 - 291
  • [6] SINGLE-ELECTRON TUNNELING AT ROOM-TEMPERATURE WITH ADJUSTABLE DOUBLE-BARRIER JUNCTIONS
    ANSELMETTI, D
    RICHMOND, T
    BARATOFF, A
    BORER, G
    DREIER, M
    BERNASCONI, M
    GUNTHERODT, HJ
    [J]. EUROPHYSICS LETTERS, 1994, 25 (04): : 297 - 302
  • [7] Room-temperature single-electron transistors using alkanedithiols
    Luo, Kang
    Chae, Dong-Hun
    Yao, Zhen
    [J]. NANOTECHNOLOGY, 2007, 18 (46)
  • [8] Room temperature nanocrystalline silicon single-electron transistors
    [J]. 1600, American Institute of Physics Inc. (94):
  • [9] Room temperature nanocrystalline silicon single-electron transistors
    Tan, YT
    Kamiya, T
    Durrani, ZAK
    Ahmed, H
    [J]. JOURNAL OF APPLIED PHYSICS, 2003, 94 (01) : 633 - 637
  • [10] Room-temperature operation of current switching circuit using integrated silicon single-hole transistors
    Saitoh, M
    Harata, H
    Hiramoto, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2005, 44 (8-11): : L338 - L341