共 50 条
- [1] Hardware Architecture of Bi-Cubic Convolution Interpolation for Real-time Image Scaling PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 264 - 267
- [2] IMPLEMENTATION OF 2-D FILTERS FOR REAL-TIME PROCESSING IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (09): : 1252 - 1255
- [4] Real-Time Online Tracking via a Convolution-Based Complementary Model IEEE ACCESS, 2018, 6 : 30073 - 30085
- [5] Flexible hardware architecture for 2-D separable scaling using convolution interpolation 2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 688 - 692
- [6] ASIC -based architecture for the real-time computation of 2-D convolution with large kernel size MIPPR 2015: PARALLEL PROCESSING OF IMAGES AND OPTIMIZATION; AND MEDICAL IMAGING PROCESSING, 2015, 9814
- [7] 2-D discrete wavelet transform implementation in FPGA device for real-time image processing WAVELET APPLICATIONS IN SIGNAL AND IMAGE PROCESSING V, 1997, 3169 : 550 - 556
- [8] A real time, low latency, hardware implementation of the 2-D discrete wavelet transformation for streaming image applications SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 142 - 147
- [9] Hardware implementation of image segmentation algorithm for real-time image compression APPLICATIONS OF DIGITAL IMAGE PROCESSING XXI, 1998, 3460 : 106 - 114