Modular designs speed development of SOC devices

被引：0
|
作者：
机构：
来源：
| 2000年 / Cahners Bus Inf, Highlands Ranch, CO, USA卷 / 42期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Modular designs speed development of SOC devices
    Derra, S
    R&D MAGAZINE, 2000, 42 (07): : 22 - 25
  • [2] Hybrid Hierarchical and Modular Tests for SoC Designs
    Li, Guoliang
    Qian, Jun
    Yang, Qinfu
    Zuo, Yuan
    Li, Rui
    Huang, Yu
    Kassab, Mark
    Rajski, Janusz
    2015 IEEE 24TH NORTH ATLANTIC TEST WORKSHOP (NATW), 2015, : 11 - 16
  • [3] Modular converters speed power designs
    Pendergast, D
    ELECTRONIC DESIGN, 1998, 46 (20) : 89 - +
  • [4] Vehicle-speed reducing devices: towards the development of new designs
    Guio Burgos, Fredy Alberto
    REVISTA FACULTAD DE INGENIERIA, UNIVERSIDAD PEDAGOGICA Y TECNOLOGICA DE COLOMBIA, 2009, 18 (26): : 7 - 16
  • [5] A SYSTEMATIC APPROACH TO SYNTHESIS OF VERIFICATION TEST-SUITES FOR MODULAR SOC DESIGNS
    Surendran, Sudhakar
    Parekhji, Rubin
    Govindarajan, R.
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 91 - +
  • [6] Combining high speed and low power in 0.13μm SoC designs
    Brock, K
    ELECTRONIC ENGINEERING DESIGN, 2002, 74 (904): : 20 - +
  • [7] FAULT GRADERS SPEED DEVELOPMENT OF TESTABLE DESIGNS
    HARDING, B
    COMPUTER DESIGN, 1989, 28 (05): : 36 - &
  • [8] A Modular System for Rapid Development of Telemedical Devices
    Havlik, Jan
    Lhotska, Lenka
    Parak, Jakub
    Dvorak, Jan
    Horcik, Zdenek
    Pokorny, Matous
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2013, 19 (09) : 1242 - 1256
  • [9] DFT strategies for SOC designs
    Turino, J
    EE-EVALUATION ENGINEERING, 2001, 40 (09): : 56 - +
  • [10] Infrastructure for modular SOC testing
    Marinissen, EJ
    Waayers, T
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 671 - 678
12345