Evolutionary algorithm for logic circuit synthesis with memristor-based implication gate

被引：0
|
作者：
Wang X. [1 ,2 ]
Jiao L. [1 ]
Li Y. [1 ]
机构：
[1] School of Electrical Engineering, Xidian University, Xi'an
[2] School of Computer Science, Xi'an Shiyou University, Xi'an
来源：
Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition) | 2016年 / 44卷 / 10期
关键词：
Evolutionary algorithm; Logic circuit synthesis; Material implication; Memristor; Remainder function;
D O I：
10.13245/j.hust.161014
中图分类号：
学科分类号：
摘要：
An evolutionary algorithm for logic synthesis with memristor-based implication gates (IMP_ELS) was proposed to minimize the number of pulses under a given number of working memristors. The problem was modeled as a minimization problem with constant constraint. When the constraint violation was decreased to certain degree, one of AND, OR and EXOR remainder functions was obtained through comparing the truth table of the best solution by far and the truth table of the given function.The new evolution process was started to synthesis the obtained remainder function. The multistage evolution could ensure obtaining the feasible solution. A new initialization method was developed to encode the circuit to reduce redundant and illegal gates in initial population.The results on 2~11 bit benchmarks show that the algorithm can decrease pulse numbers by 28% on 82% benchmarks if the number of working memristors is increased from 2 to 3. © 2016, Editorial Board of Journal of Huazhong University of Science and Technology. All right reserved.
引用
收藏
页码：70 / 76
页数：6
相关论文
共 9 条
  • [1] Strukov D.B., Snider G.S., Stewart D.R., Et al., The missing memristor found, Nature, 453, 7191, pp. 80-83, (2008)
  • [2] Borghetti J., Snider G.S., Kuekes P.J., Et al., Memristive' switches enable 'stateful'logic operations via material implication, Nature, 464, 7290, pp. 873-876, (2010)
  • [3] Lehtonen E., Laiho M., Stateful implication logic with memristors, Proc of the 2009 IEEE/ACM International Symposium on Nanoscale Architecutre, pp. 33-36, (2009)
  • [4] Lehtonen E., Poikonen J.H., Laiho M., Two memristors suffice to compute all Boolean functions, Electronics Letters, 46, 3, (2010)
  • [5] Poikonen J.H., Lehtonen E., Laiho M., On synthesis of boolean expressions for memristive devices using sequential implication logic, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 31, 7, pp. 1129-1134, (2012)
  • [6] Teodorovic P., Dautovic S., Malbasa V., Recursive Boolean formula minimization algorithms for implication logic, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 32, 11, pp. 1829-1833, (2013)
  • [7] Marranghello F.S., Callegaro V., Martins M.G.A., Et al., Factored forms for memristive material implication stateful logic, IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 5, 2, pp. 267-278, (2015)
  • [8] Sangho S., Kyosun K., Kang S.M.S., Reconfigurable stateful NOR gate for large-scale logic-array integrations, IEEE Transactions on Circuits and Systems II: Express Briefs, 58, 7, pp. 442-446, (2011)
  • [9] Wang X., Jiao L., Li Y., Et al., A variable-length chromosome evolutionary algorithm for reversible circuit synthesis, Journal of Multiple-Valued Logic & Soft Computing, 25, 6, pp. 643-671, (2015)
1