Research on Carrier-based Improved Synchronized Discontinuous Pulse Width Modulation for Three-level Inverter

被引:0
|
作者
Gao Z. [1 ,2 ]
Li Y. [1 ,2 ]
Ge Q. [1 ]
Zhao L. [1 ]
Zhang B. [1 ]
机构
[1] Key Laboratory of Power Electronics and Electric Drive, Institute of Electrical Engineering, Chinese Academy of Sciences, Haidian District, Beijing
[2] University of Chinese Academy of Sciences, Shijingshan District, Beijing
基金
中国国家自然科学基金;
关键词
Carrier-based pulse width modulation; Synchronized discontinuous pulse width modulation (SDPWM); Three-level inverter; Two-level voltage jump; Weighted total harmonic distortion (WTHD);
D O I
10.13334/j.0258-8013.pcsee.191771
中图分类号
学科分类号
摘要
A carrier-based improved synchronized discontinuous pulse width modulation (ISDPWM) without a two-level voltage jump for the three-level inverter was proposed. Aiming at the defect of two-level voltage jump in traditional SDPWM, the design principle of ISDPWM switching sequence with phase voltage satisfying three-phase symmetry, half-wave symmetry, no two-level voltage jump and three-phase device simultaneous action was firstly analyzed. On this basis, ISDPWM I/II/III/IV which solves the traditional SDPWM defect and ISDPWM A/B/C/D/E/F/G which utilizes the zero level clamping state were designed, and the switching frequency of each ISDPWM was analyzed. By comparing the weighted total harmonic distortion (WTHD) values of each ISDPWM, the WTHD optimal ISDPWM was further obtained. To realize the ISDPWM switching sequence more conveniently, this paper studied the modulation wave and carrier corresponding to each ISDPWM, and proposed carrier-based ISDPWM. Finally, the validity of carrier-based ISDPWM was verified by simulation and experiment, and the results show that it can eliminate even harmonics and triple harmonics without a two-level voltage jump, and its calculation is simple and easy to implement. © 2020 Chin. Soc. for Elec. Eng.
引用
收藏
页码:5620 / 5635
页数:15
相关论文
共 22 条
  • [1] Rodriguez J, Bernet S, Steimer P K, Et al., A survey on neutral-point-clamped inverters, IEEE Transactions on Industrial Electronics, 57, 7, pp. 2219-2230, (2010)
  • [2] Abu-Rub H, Holtz J, Rodriguez J, Et al., Medium-voltage multilevel converters-state of the art, challenges, and requirements in industrial applications, IEEE Transactions on Industrial Electronics, 57, 8, pp. 2581-2596, (2010)
  • [3] Wang Yibo, Wang Zheng, Wen Congjian, Et al., Collaborative control strategies for multi-channel three-level wind energy conversion system, Proceedings of the CSEE, 39, 2, pp. 366-375, (2019)
  • [4] Beig A R., Synchronized SVPWM algorithm for the overmodulation region of a low switching frequency medium-voltage three-level VSI, IEEE Transactions on Industrial Electronics, 59, 12, pp. 4545-4554, (2012)
  • [5] Zhang Guozheng, Yan Yan, Wang Zhiqiang, Et al., An analytical evaluation method for output waveform quality of three-level inverters based on the amplitude of the mean current ripple vector, Proceedings of the CSEE, 37, 21, pp. 6410-6417, (2017)
  • [6] Yin Zhenggang, Research on the pulse width modulation strategies and field-oriented control for high power three-level inverter, (2012)
  • [7] Chaturvedi P, Jain S, Agarwal P., Carrier-based neutral point potential regulator with reduced switching losses for three-level diode-clamped inverter, IEEE Transactions on Industrial Electronics, 61, 2, pp. 613-624, (2014)
  • [8] Wang Jinping, Zhai fei, Jiang Weidong, Et al., An extended DPWM for neutral point clamped three-level converter with a full range of neutral point voltage balance, Proceedings of the CSEE, 39, 6, pp. 1770-1782, (2019)
  • [9] Ren Kangle, Zhang Xing, Wang Fusheng, Et al., Optimized design of discontinuous pulse-width modulation and output filter for medium-voltage three-level grid-connected inverter, Proceedings of the CSEE, 35, 17, pp. 4494-4504, (2015)
  • [10] Dalessandro L, Round S D, Drofenik U, Et al., Discontinuous space-vector modulation for three-level PWM rectifiers, IEEE Transactions on Power Electronics, 23, 2, pp. 530-542, (2008)