High precision voltage reference generator for 16-bit 100MS/s ADC

被引：1
|
作者：
Chen Z. [1 ,2 ]
Yu Z. [1 ,3 ]
Li X. [1 ]
Wei J. [1 ]
Huang S. [1 ,2 ]
Su X. [1 ,3 ]
机构：
[1] No.58 Research Institute, China Electronic Technology Group Corporation, Wuxi
[2] School of Information Engineering, Huangshan Univ., Huangshan
[3] School of Microelectronics, Xidian Univ., Xi'an
来源：
| 1600年 / Science Press卷 / 44期
关键词：
High precision; Pipelined analog-to-digital converter; Voltage buffer; Voltage reference;
D O I：
10.3969/j.issn.1001-2400.2017.03.022
中图分类号：
学科分类号：
摘要：
An output adjustable voltage reference generator for the 16-bit 100 MS/s pipelined ADC is presented. An adjustable output voltage, fast-setting, high precision reference voltage buffer is designed by using current summing and floating current control techniques. In order to further improve the PSRR and reduce the output impedance, the push pull output and replica circuit structure is introduced. The prototype 16-bit 100 MS/s ADC is fabricated by 0.18 μm 1.8 V 1P6M CMOS technology. Test results show that the voltage reference generator consumes an area of 1.3 mm× 2.0 mm, and the power consumption is 23 mW. The average temperature coefficient of the output voltage is 16× 10-6℃-1 in the range of -55℃ to 125℃. The 16-bit 100 MS/s ADC achieves the SNR of 76.3 dBFS and SFDR of 89.2 dBc, with 10.1 MHz input at the full sampling speed, and it consumes the power of 300 mW and occupies an area of 3.5 mm× 5.0 mm. © 2017, The Editorial Board of Journal of Xidian University. All right reserved.
引用
收藏
页码：127 / 132and180
相关论文
共 14 条
  • [1] Ali A.M.A., Dinc H., Bhoraskar P., Et al., A 14 bit 1 GS/s RF Sampling Pipelined ADC with Background Calibration, IEEE Journal of Solid-State Circuits, 49, 12, pp. 2857-2867, (2014)
  • [2] Manar E., Li X.P., Shigenobu K., Et al., 15.8 90 dB-SFDR 14b 500 MS/s BiCMOS Switched-current Pipelined ADC, 2015 IEEE International on Solid-State Circuits Conference, pp. 286-287, (2015)
  • [3] Li W.T., Li F.L., Yang C.Y., Et al., An 85 mW 14-bit 150 MS/s Pipelined ADC with a Merged First and Second MDAC, China Communications, 12, 5, pp. 14-22, (2015)
  • [4] Ali A.M.A., Dillon C., Sneed R., Et al., A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC with 100 dB SFDR and 50 fs Jitter, IEEE Journal of Solid-State Circuits, 41, 8, pp. 1846-1854, (2006)
  • [5] Ali A.M.A., Ridge O., High-performance Low-noise Reference Generators, (2005)
  • [6] Mok W.I., Mak P.I., Martins R.P., Modeling of Noise Sources in Reference Voltage Generator for Very-high-speed Pipelined ADC, Symposium on Circuits and Systems, pp. 5-8, (2004)
  • [7] Ye F., Cheng L., Lin K.H., Et al., An 80-MS/s 14-bit Pipelined ADC Featuring 83 dB SFDR, Analog Integrated Circuits and Signal Processing, 63, 6, pp. 503-508, (2010)
  • [8] Cho Y.J., An 8b 220 MS/s 0.25 μm CMOS Pipelined ADC with On-chip RC-filter Based Voltage References, IEICE Transactions on Electronics, 88-c, 4, pp. 768-772, (2005)
  • [9] Cai H., Li P., A CMOS Switch-capacitor 14-bit 100 Msps Pipeline ADC with over 90 dB SFDR, International Journal of Electronics, 100, 1, pp. 1-10, (2012)
  • [10] Garcia-Gonzalez J.M., Greitschus N., Desel T., A 94-mW, 100-MS/s, 12-bit Pipeline ADC for Multi-standard TV Demodulation Applications, Analog Integrated Circuits and Signal Processing, 62, 2, pp. 167-177, (2010)
12