One-Direction Shift B+-Tree Based on Persistent Memory

被引:0
|
作者
Yan W. [1 ]
Zhang X. [1 ]
Ji Z. [1 ]
Dong X. [1 ]
Ji C. [1 ]
机构
[1] School of Computer Science and Technology, Xi'an Jiaotong University, Xi'an
关键词
Failure atomicity; Index structure; Index updating; Last level cache; Persistent instruction; Persistent memory;
D O I
10.7544/issn1000-1239.2021.20200403
中图分类号
学科分类号
摘要
The persistent memory (PM) fascinates many researchers by its high scalability, byte-addressability and low static energy consumption which can contribute to the fusion of main memory and secondary memory. However,the interacting granularity between the volatile last level cache (LLC) and the non-volatile PM is normally 64B which is much larger than 8B, the granularity of the atomic updating operations provided by the main memory. Once an outage takes place during the process of transporting data from LLC to PM, data integration on the PM may be destroyed, which will lead to a breaking down of failure atomicity. Most researches are used to solve this problem by forcing the data persisted following some order implemented with flush and fence instructions which are always accompanied with large overhead. This overhead will be amplified especially in index updating which often leads to some transformation of index structures. In this paper, we focus on reducing the persisting overhead for ensuring the failure atomicity of updating a PM-based B+-Tree. We propose a one direction shifting (ODS) algorithm based on the real data layout in the tree node as well as the node utility, the persisting overhead of different updating mode and the relation between different operations. This algorithm implements the in-place deletion to reduce the deleting overhead and takes advantage of the pits generated by in-place deletion to further reduce the shifting overhead of insertion. We redesign the rebalancing process of our persistent B+-Tree according to the ODS algorithm. Experiments show that our proposed ODS tree can outperform the state-of-the-art PM trees on single and synthetic workloads. © 2021, Science Press. All right reserved.
引用
下载
收藏
页码:371 / 383
页数:12
相关论文
共 26 条
  • [1] Wong H S P, Raoux S, Kim S B, Et al., Phase change memory, Proc of the IEEE, 98, 12, pp. 2201-2227, (2010)
  • [2] Fackenthal R, Kitagawa M, Otsuka W, Et al., A 16 Gb ReRAM with 200 MB/s write and 1 GB/s read in 27 nm technology, Proc of the IEEE Int Solid-State Circuits Conf Digest of Technical Papers (ISSCC), pp. 338-339, (2014)
  • [3] Huai Yiming, Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects, AAPPS Bulletin, 18, 6, pp. 33-40, (2008)
  • [4] Glew A., MLP yes!ILP no!, (1998)
  • [5] Rixner S, Dally W J, Kapasi U J, Et al., Memory access scheduling, ACM SIGARCH Computer Architecture News, 28, 2, pp. 128-138, (2000)
  • [6] Qureshi M K, Srinivasan V, Rivers J A., Scalable high performance main memory system using phase-change memory technology, Proc of the 36th Annual Int Symp on Computer Architecture, pp. 24-33, (2009)
  • [7] Zhou Ping, Zhao Bo, Yang Jun, Et al., A durable and energy efficient main memory using phase change memory technology, ACM SIGARCH Computer Architecture News, 37, 3, pp. 14-23, (2009)
  • [8] Qureshi M K, Seznec A, Lastras L A, Et al., Practical and secure PCM systems by online detection of malicious write streams, Proc of the 17th IEEE Int Symp on High Performance Computer Architecture, pp. 478-489, (2011)
  • [9] Introducing Intel Optane technology-bringing 3D XPoint memory to storage and memory products
  • [10] Izraelevitz J, Yang Jian, Zhang Lu, Et al., Basic performance measurements of the intel optane DC persistent memory module, (2019)