Dynamically variable line-size cache architecture for merged DRAM/logic LSIs

被引：0
|
作者：
机构：
[1] Inoue, K.
[2] Kai, K.
[3] Murakami, K.
来源：
Inoue, Koji | 2000年 / IEICE of Japan, Tokyo, Japan卷 / E83-D期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 9 条
  • [1] Dynamically variable line-size cache architecture for merged DRAM/Logic LSIs
    Inoue, K
    Kai, K
    Murakami, K
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (05): : 1048 - 1057
  • [2] High bandwidth, variable line-size cache architecture for merged DRAM/logic LSIs
    Inoue, K
    Kai, K
    Murakami, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (09) : 1438 - 1447
  • [3] Dynamically variable line-size cache exploiting high on-chip memory bandwidth of merged DRAM/Logic LSIs
    Inoue, K
    Kai, K
    Murakami, K
    FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1999, : 218 - 222
  • [4] Evaluating DRAM refresh architectures for merged DRAM/logic LSIs
    Ohsawa, T
    Kai, K
    Murakami, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (09) : 1455 - 1462
  • [5] Optimizing the DRAM refresh count for merged DRAM/logic LSIs
    Ohsawa, T
    Kai, KJ
    Murakami, K
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 82 - 87
  • [6] Analyzing and reducing the impact of shorter data retention time on the performance of merged DRAM/logic LSIs
    Kai, K
    Inoue, A
    Ohsawa, T
    Murakami, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (09) : 1448 - 1454
  • [7] A 45-NS 64-MB DRAM WITH A MERGED MATCH-LINE TEST ARCHITECTURE
    MORI, S
    MIYAMOTO, H
    MOROOKA, Y
    KIKUDA, S
    SUWA, M
    KINOSHITA, M
    HACHISUKA, A
    ARIMA, H
    YAMADA, M
    YOSHIHARA, T
    KAYANO, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) : 1486 - 1492
  • [8] Analysis of Asymmetric 3D DRAM Architecture in Combination with L2 Cache Size Reduction
    Schoenberger, Alex
    Hofmann, Klaus
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2015), 2015, : 123 - 128
  • [9] A high-performance/low-power on-chip memory-path architecture with variable cache-line size
    Inoue, K
    Kai, K
    Murakami, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (11): : 1716 - 1723
1