Design and implementation of a RSA modular exponentiator

被引：0
|
作者：
Liu, Qiang [1 ,2 ]
Tong, Dong [1 ,2 ]
Cheng, Xu [1 ,2 ]
机构：
[1] Microprocessor Research and Development Center, Beijing 100871, China
[2] Department of Computer Science and Technology, Peking University, Beijing 100871, China
来源：
Tien Tzu Hsueh Pao/Acta Electronica Sinica | 2005年 / 33卷 / 05期
关键词：
Algorithms - Binary codes - Broadcasting - Communication - Design - Signal processing - VLSI circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The rapid advance in communication technology brings a request for cryptoprocessors of higher performance. In the design of the RSA modular exponentiator, the Montgomery modular multiplication algorithm and the right-to-left binary method are used and modified considering large-bit modular multiplication and VLSI implementation. A Carry Save Adder structure is used in the modular multiplier, to avoid the long carry propagation. We propose a Signal Multi-Backup strategy to resolve the problem of large loads that are caused by the signal broadcasting of large-bit operation structures.
引用
收藏
页码：923 / 927
相关论文
共 50 条
  • [1] Asynchronous implementation of modular exponentiation for RSA cryptography
    Shieh, MD
    Wu, CH
    Sheu, MH
    Sheu, JL
    Wu, CH
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 191 - 194
  • [2] Parallel modular multiplication with application to VLSI RSA implementation
    Univ of Minnesota, Minneapolis, United States
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [3] Parallel modular multiplication with application to VLSI RSA implementation
    Freking, WL
    Parhi, KK
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 490 - 495
  • [4] Design and implementation of reconfigurable RSA cryptosystem
    Chen, Yun-Lu
    Tseng, Chih-Yeh
    Chang, Hsie-Chia
    2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 252 - +
  • [5] Implementation of 1024-bit modular processor for RSA cryptosystem
    Kim, YS
    Kang, WS
    Choi, JR
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 187 - 190
  • [6] A DPA attack against the modular reduction within a CRT implementation of RSA
    den Boer, B
    Lemke, K
    Wicke, G
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2002, 2002, 2523 : 228 - 243
  • [7] FPGA Implementation of RSA based on Carry Save Montgomery Modular Multiplication
    Verma, Rupali
    Dutta, Maitreyee
    Vig, Renu
    2016 INTERNATIONAL CONFERENCE ON COMPUTATIONAL TECHNIQUES IN INFORMATION AND COMMUNICATION TECHNOLOGIES (ICCTICT), 2016,
  • [8] A new modular exponentiation architecture for efficient design of RSA cryptosystem
    Shieh, Ming-Der
    Chen, Jun-Hong
    Wu, Hao-Hsuan
    Lin, Wen-Ching
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (09) : 1151 - 1161
  • [9] Shift-Sub Modular Multiplication Algorithm and Hardware Implementation for RSA Cryptography
    Li, Yamin
    Chu, Wanming
    HYBRID INTELLIGENT SYSTEMS, HIS 2021, 2022, 420 : 541 - 552
  • [10] Design and Implementation of two Improved Batch RSA Algorithms
    Li, Yunfei
    Liu, Qing
    Li, Tong
    ICCSIT 2010 - 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, VOL 4, 2010, : 156 - 160
12345