Wafer temperature monitoring technology in integrated circuit manufacturing process

被引:0
|
作者
Jia J. [1 ]
Zhong Y. [1 ]
Zhang Z. [1 ]
Jiang J. [1 ]
Wang C. [1 ]
机构
[1] School of Electronic Science and Engineering, University of Electronic Science and Technology of China, Chengdu
关键词
Contact; Non-contact; Temperature monitoring; Wafer;
D O I
10.19650/j.cnki.cjsi.J2006961
中图分类号
学科分类号
摘要
With the continuous development of integrated circuits, low power consumption and small area have gradually become the important specifications in chip design, which promotes the continuous reduction in the size of the devices that constitute the circuit. In the semiconductor chip manufacturing process, smaller device size has higher requirements for temperature control accuracy in the process. The slight deviation of the wafer temperature and the temperature non-uniformity higher than 1% will directly affect the yield of the final product. In order to achieve high-precision control of temperature and temperature field distribution, more accurate pre-detection and real-time acquisition are necessary, which pushes the wafer temperature monitoring technology in the integrated circuit manufacturing come into being. Focuses on the two main directions of contact and non-contact temperature measurement technologies, introduces the principles of the temperature monitoring technologies applied in the temperature monitoring range of 0℃~1 300℃, based on the principles analyzes the advantages and drawbacks of various technologies in detail, keeps track the development status of various each temperature measurement technologies both at home and abroad, and looks forward to the future development of wafer temperature monitoring technology. © 2021, Science Press. All right reserved.
引用
收藏
页码:15 / 29
页数:14
相关论文
共 89 条
  • [1] PENG Y M., Computational science at the end of Moore's law, Technological Innovation and Branding, 9, pp. 40-41, (2017)
  • [2] MACK C A., Fifty years of Moore's law, IEEE Transactions on semiconductor manufacturing, 24, 2, pp. 202-207, (2011)
  • [3] WILLIAMS R S., What's next?[the end of Moore's law], Computing in Science & Engineering, 19, 2, pp. 7-13, (2017)
  • [4] TUMMALA R R., Moore's law for packaging to replace Moore's law for ICS, 2019 Pan Pacific Microelectronics Symposium (Pan Pacific), pp. 1-6, (2019)
  • [5] ZHOU Y P., Semiconductor processing technology and semiconductor process equipment, World Electronic Components, 7, pp. 25-26, (1996)
  • [6] SNEH O, CLARK-PHELPS R B, LONDERGAN A R, Et al., Thin film atomic layer deposition equipment for semiconductor processing, Thin Solid Films, 402, 1-2, pp. 248-261, (2002)
  • [7] HATCH N W, MOWERY D C., Process innovation and learning by doing in semiconductor manufacturing, Management Science, 44, pp. 1461-1477, (1998)
  • [8] QUIRK M, SERDA J., Semiconductor manufacturing technology, (2001)
  • [9] SINGER P., Tantalum, copper and damascene: The future of interconnects, Semiconductor International, 21, 6, pp. 90-98, (1998)
  • [10] HIKAVYY A, KRUV A, VAN OPSTAL T, Et al., Investigation of Cl2 etch in view of extremely low temperature selective epitaxial processes, Semiconductor Science and Technology, 32, 11, (2017)