Low-power hardware-efficient memory-based DCT processor

被引：0
|
作者：
School of ECE, College of Engineering, University of Tehran, Amirabad, Tehran, Iran [1 ]
机构：
来源：
J. Real-Time Image Process. | 2022年 / 6卷 / 1105-1121期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Discrete cosine transforms
引用
收藏
相关论文
共 50 条
  • [1] Low-power hardware-efficient memory-based DCT processor
    AbdolVahab Khalili Sadaghiani
    Behjat Forouzandeh
    [J]. Journal of Real-Time Image Processing, 2022, 19 : 1105 - 1121
  • [2] Low-power hardware-efficient memory-based DCT processor
    Sadaghiani, AbdolVahab Khalili
    Forouzandeh, Behjat
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2022, 19 (06) : 1105 - 1121
  • [3] A Hardware-efficient Variable-length FFT Processor for Low-power Applications
    Bo, Yifan
    Dou, Renfeng
    Han, Jun
    Zeng, Xiaoyang
    [J]. 2013 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2013,
  • [4] An Algorithm for the Design of Low-Power Hardware-Efficient FIR Filters
    Aktan, Mustafa
    Yurdakul, Arda
    Duendar, Guenhan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (06) : 1536 - 1545
  • [5] Low-latency hardware-efficient memory-based design for large-order FIR digital filters
    Meher, Pramod Kumar
    [J]. 2007 6TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS & SIGNAL PROCESSING, VOLS 1-4, 2007, : 1254 - 1257
  • [6] Hardware-Efficient Low-Power Image Processing System for Wireless Capsule Endoscopy
    Turcza, Pawel
    Duplaga, Mariusz
    [J]. IEEE JOURNAL OF BIOMEDICAL AND HEALTH INFORMATICS, 2013, 17 (06) : 1046 - 1056
  • [7] Hardware-efficient low-power 2-bit ternary ALU design in CNTFET technology
    Murotiya, Sneh Lata
    Gupta, Anu
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (05) : 913 - 927
  • [8] Design of power-efficient memory-based FFT processor with new memory addressing scheme
    Lee, Seungbeom
    Kim, Hyoungsoon
    Park, Sin-Chong
    [J]. 2006 ASIA-PACIFIC CONFERENCE ON COMMUNICATION, VOLS 1 AND 2, 2006, : 943 - +
  • [9] Racetrack Memory-based Encoder/Decoder for Low-Power Interconnect Architectures
    Deb, Suntan
    Ni, Leibin
    Yu, Hao
    Chattopadhyay, Anupam
    [J]. PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), 2016, : 281 - 287
  • [10] Hardware-Efficient Realization of Prime-Length DCT Based on Distributed Arithmetic
    Xie, Jiafeng
    Meher, Pramod Kumar
    He, Jianjun
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (06) : 1170 - 1178
12345