Analytical Switching Transient Model for Silicon Carbide MOSFET Considering Threshold Voltage Hysteresis

被引：0
|
作者：
Xu Z. [1 ]
Cai Y. [1 ]
Sun P. [1 ]
Zhao Z. [1 ]
Wang W. [2 ]
机构：
[1] State Key Laboratory of Alternate Electrical Power System with Renewable Energy Sources, North China Electric Power University, Beijing
[2] State Grid Shanghai Municipal Electric Power Company, Shanghai
来源：
Gaodianya Jishu/High Voltage Engineering | 2023年 / 49卷 / 07期
关键词：
analytical model; driving voltage; non-ideal mutation; silicon carbide MOSFET; switching characteristics; threshold voltage hysteresis;
D O I：
10.13336/j.1003-6520.hve.20220985
中图分类号：
学科分类号：
摘要：
Due to the inherent high interfacial state density of SiC/SiO2 interface, threshold voltage hysteresis always affects the reliability of SiC MOSFET. In order to quantitatively evaluate the effect of threshold voltage hysteresis on the switching characteristics of SiC MOSFET, firstly, a switching transient model with non-ideal mutation of driving voltage was established by considering the rise and fall time of driving voltage. Secondly, according to the IEC standard, the analytic expressions of switching delay time and switching loss were obtained. Moreover, the dynamic characteristics under different driving negative voltage were tested and the switching delay and switching loss were extracted. Finally, through the combination of experimental results and analytical model, the influence of driving negative voltage and threshold voltage hysteresis on switching characteristics was decoupled and quantified, and the relationship between driving negative voltage and threshold voltage under the influence of threshold voltage hysteresis was obtained. The results show that both the driving negative voltage and threshold voltage hysteresis can reduce the turn-on delay time, whereas, the threshold voltage hysteresis has a greater effect on it than the driving negative voltage. The driving negative voltage has no effect on turn-on loss, whereas, the threshold voltage hysteresis will lead to the reduction of turn-on loss. © 2023 Science Press. All rights reserved.
引用
下载
收藏
页码：3051 / 3061
页数：10
相关论文
共 23 条
  • [1] RESCHER G, POBEGEN G, AICHINGER T, Et al., On the subthreshold drain current sweep hysteresis of 4H-SiC nMOSFETs, Proceedings of 2016 IEEE International Electron Devices Meeting, pp. 1081-1108, (2016)
  • [2] WANG J, ZHAO T F, LI J, Et al., Characterization, modeling, and application of 10-kV SiC MOSFET, IEEE Transactions on Electron Devices, 55, 8, pp. 1798-1806, (2008)
  • [3] LOSEE P A, BOLOTNIKOV A, YU L C, Et al., SiC MOSFET design considerations for reliable high voltage operation, Proceedings of 2017 IEEE International Reliability Physics Symposium, (2017)
  • [4] LELIS A J, GREEN R, HABERSAT D B, Et al., Basic mechanisms of threshold-voltage instability and implications for reliability testing of SiC MOSFETs, IEEE Transactions on Electron Devices, 62, 2, pp. 316-323, (2015)
  • [5] MENGOTTI E, BIANDA E, BAUMANN D, Et al., Temperature dependent transient threshold voltage hysteresis in SiC Power MOSFETs and implications for short circuit events, Proceedings of the 2021 33rd International Symposium on Power Semiconductor Devices and ICs, pp. 259-262, (2021)
  • [6] AICHINGER T, RESCHER G, POBEGEN G., Threshold voltage peculiarities and bias temperature instabilities of SiC MOSFETs, Microelectronics Reliability, 80, pp. 68-78, (2018)
  • [7] ASLLANI B, FAYYAZ A, CASTELLAZZI A, Et al., VTH subthreshold hysteresis technology and temperature dependence in commercial 4H-SiC MOSFETs, Microelectronics Reliability, 88-90, pp. 604-609, (2018)
  • [8] ASLLANI B, CASTELLAZZI A, SALVADO O A, Et al., VTH-hysteresis and interface states characterisation in SiC power MOSFETs with planar and trench gate, Proceedings of 2019 IEEE International Reliability Physics Symposium, pp. 1-6, (2019)
  • [9] PETERS D, AICHINGER T, BASLER T, Et al., Investigation of threshold voltage stability of SiC MOSFETs, Proceedings of the 30th International Symposium on Power Semiconductor Devices and ICs, pp. 40-43, (2018)
  • [10] ASLLANI B, CASTELLAZZI A, PLANSON D, Et al., Subthreshold drain current hysteresis of planar SiC MOSFETs, Materials Science Forum, 963, pp. 184-188, (2019)
123