A 3D Interactive Visualization Program for Interconnect Capacitance Extraction of Integrated Circuits

被引：0
|
作者：
Yan Y. [1 ]
Yu W. [1 ,2 ]
Pei C. [1 ]
Hu C. [3 ]
机构：
[1] Department of Computer Science and Technology, Tsinghua University, Beijing
[2] Beijing National Research Center for Information Science and Technology, Beijing
[3] Beijing EXCEEDA Technology Co., Ltd., Beijing
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics | 2022年 / 34卷 / 04期
关键词：
3D structure description; Capacitance extraction of interconnect wires; Random walk method; Z buffer algorithm;
D O I：
10.3724/SP.J.1089.2022.19442
中图分类号：
学科分类号：
摘要：
In order to assist the development and debugging of the RWCap program package, and increase the visuality of Cap3D files, a three-dimensional (3D) interactive visualization program RWCapView is developed to show intuitively and clearly the special structure illustrated by the Cap3D files. The program reads in Cap3D files and extract 3D coordinate data from it using a LL grammar parser generated by ANTLR. Then Z-buffering algorithm and sweep line algorithm are utilized to output the image, together with the axes and scale of the conductor space to identify its position and measurement. By implementing basic affine transformation detailed multi-angle inspection of the conductor space is supported. And by constructing linkages among metal layers, medium layers and conductors, multiple ways of filtering conductors are supported. Experiments based on real life layouts show that it takes about 3 seconds in total to parse and output the image of a layout with more than 10 000 conductor blocks, with about 100 milliseconds response time when performing various transformation or filtering, proving that it can efficiently handle very large scale integrated (VLSI) circuit layouts. © 2022, Beijing China Science Journal Publishing Co. Ltd. All right reserved.
引用
收藏
页码：507 / 514
页数：7
相关论文
共 17 条
  • [1] Yu W J, Song M Y, Yang M., Advancements and challenges on parasitic extraction for advanced process technologies, Proceedings of the 26th Asia and South Pacific Design Automation Conference, pp. 841-846, (2021)
  • [2] le Coz Y L, Iverson R B., A stochastic algorithm for high speed capacitance extraction in integrated circuits, Solid-State Electronics, 35, 7, pp. 1005-1012, (1992)
  • [3] Yu W J, Zhuang H, Zhang C, Et al., RWCap: a floating random walk solver for 3-D capacitance extraction of very-large-scale integration interconnects, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 32, 3, pp. 353-366, (2013)
  • [4] Maffezzoni P, Zhang Z, Levantino S, Et al., Variation-aware modeling of integrated capacitors based on floating random walk extraction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 37, 10, pp. 2180-2184, (2018)
  • [5] Wei X, Yan C H, Zhou H, Et al., An efficient FPGA-based floating random walk solver for capacitance extraction using SDAccel, Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, pp. 1040-1045, (2019)
  • [6] Song M Y, Xu Z Z, Yu W J, Et al., Realizing reproducible and reusable parallel floating random walk solvers for practical usage, Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, pp. 192-197, (2019)
  • [7] Yu W J., RWCap2: advanced floating random walk solver for the capacitance extraction of VLSI interconnects, Proc¬eedings of the IEEE 10th International Conference on ASIC, pp. 1-4, (2013)
  • [8] Yu W J, Xu Z Z, Zhang B L, Et al., RWCap-v3: a 3-D floating random walk based capacitance solver
  • [9] Zhang C, Yu W J, Wang Q, Et al., Fast random walk based capacitance extraction for the 3-D IC structures with cylindrical inter-tier-vias, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 34, 12, pp. 1977-1990, (2015)
  • [10] Xu Z Z, Zhang C, Yu W J., Floating random walk-based capacitance extraction for general non-manhattan conductor structures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 36, 1, pp. 120-133, (2017)
12