Design and implementation of high speed parallel Gardner algorithm

被引：0

作者：

Hu W. ^{[1
,2
]}

Wang Z. ^{[1
]}

Mei R. ^{[1
,2
]}

Chen X. ^{[1
,2
]}

Zhang Y. ^{[1
,2
]}

机构：

[1] Key Laboratory of Electronics and Information Technology for Space System, National Space Science Center, Chinese Academy of Sciences, Beijing

[2] University of Chinese Academy of Sciences, Beijing

来源：

Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology | 2023年 / 45卷 / 02期

关键词：

counting module timing cache adjustment module; parabolic interpolation; parallel Gardner algorithm; pipeline design; timing synchronization;

D O I：

10.11887/j.cn.202302011

中图分类号：

学科分类号：

摘要：

With the gradual increase of space exploration tasks and the increasing tension of space channel spectrum resources, the traditional Gardner timing synchronization algorithm can no longer meet the demand of high throughput and high reliability of high-speed data transmission system. In order to improve the throughput and increase the correctable error range of Gardner timing synchronization algorithm, a high-speed parallel Gardner algorithm was proposed. To ensure the interpolation accuracy and reduce the multiplier consumption, a parallel piecewise parabolic interpolation filter was designed. To facilitate the parallel pipeline design and optimal sampling point selection, a counting module and a timing cache adjustment module were built. To improve the equivalent throughput rate, the pipelined parallel loop filter structure and the pipelined parallel numerically controlled oscillator structure were reconstructed. Results show that the equivalent throughput rate of the algorithm can reach 1 739.13 Msps, the digital signal processor resource consumption can be reduced by 44%, and the timing error of 2×10-3 can be corrected. © 2023 National University of Defense Technology. All rights reserved.

引用

页码：95 / 104

页数：9

共 16 条

[1] OERDER M, MEYR H., Digital filter and square timing recovery[J], IEEE Transactions on Communications, 36, 5, pp. 605-612, (1988)
[2] LIN C X, ZHANG J, SHAO B B., A high speed parallel timing recovery algorithm and its FPGA implementation, Proceedings of the 2nd International Symposium on Intelligence Information Processing and Trusted Computing, (2011)
[3] GARDNER F., A BPSK/QPSK timing-error detector for sampled receivers[J], IEEE Transactions on Communications, 34, 5, pp. 423-429, (1986)
[4] WANG Y., Research and implement of a kind of bit synchronization system suited for digital satellite receiver[D], (2010)
[5] WANG C X., Research on symbol synchronization and blind equalization in wireless communication, (2020)
[6] RUAN Q., Research on synchronization technology in digital communication system, (2019)
[7] ZHANG Y., Research on key techniques of VCM/ACM in satellite data transmission link[D], (2019)
[8] YANG L, CHEN J S., Symbol synchronization design in high-speed all-digital parallel demodulator[J], Microcomputer Information, 24, 13, pp. 288-289, (2008)
[9] ZHOU X, CHEN X, ZHOU W Q, Et al., All-digital timing recovery and adaptive equalization for 112 Gbit/s POLMUX-NRZ-DQPSK optical coherent receivers, Journal of Optical Communications and Networking, 2, 11, pp. 984-990, (2010)
[10] FAN Y Y, CHEN X, ZHOU W Q, Et al., Parallel processing clock synchronization-dispersion equalization combining loop in 112 Gb/s(Gbit/s) optical coherent receivers, Proceedings of the 19th Annual Wireless and Optical Communications Conference (WOCC 2010), (2010)

← 1 2 →