Advanced No-Clean Solder Paste for SiP Applications

被引：0

作者：

Rath, Santosh Kumar ^{[1
]}

Huei, Yam Lip ^{[1
]}

Sutino, Sylvia ^{[1
]}

Yuan, Chieng Yu ^{[1
]}

Balasubramanian, Senthil Kumar ^{[1
]}

Lo, Yee Ting ^{[1
]}

Agala, Joel ^{[1
]}

HanWen, Zhang ^{[1
]}

Chan, Li-San ^{[1
]}

Kang, Sungsig ^{[1
]}

Mausner, Stefan ^{[2
]}

Fritzsche, Sebastian ^{[2
]}

机构：

[1] Heraeus Materials Singapore Pte. Ltd., Block 26, #06-11/12, Pioneer Crescent, 628558, Singapore

[2] Heraeus Deutschland GmbH & Co., KG Heraeusstraße 12-14, Hanau,D-63450, Germany

来源：

Advancing Microelectronics | 2021年 / 48卷 / 05期

关键词：

Microelectronics - Silicon compounds - System-in-package;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

This paper reports the comparison of two solder pastes made using a no-clean flux platform and ultrafine SAC305 powders of Type 7 and Type 8+, made using Heraeus’ Welco® technology. The application tests were carried out using 008004 components, the smallest passives used in SiPs. For the paste with Type 7 powder, the application tests complete with 12 hrs, of stencil evaluation have been reported, whereas for the paste with Type 8+ powder, a preliminary work-life evaluation has been reported. Both pastes have been compared for the release performance using area ratios down to 0.35, with both circular and square stencil opening apertures. Cleaning evaluation was carried out with some of the commercially available cleaning agents to assess the compatibility of the flux residue. It has been demonstrated that the no-clean solder paste with Type 7 powder has excellent stencil work-life performance until 12 hrs. of printing, with voids after reflow being less than 10%. The paste with Type 8+ shows better release performance vis-à-vis Type 7, down to an area ratio of 0.35, for square stencil opening aperture. Results from cleaning evaluation show the leftover contamination can be fully removed. © 2021 IMAPS-International Microelectronics and Packaging Society. All rights reserved.

引用

页码：12 / 18

共 50 条

[1] No-clean solder paste innovations
Kester Solder, Des Plaines, United States
SMT Surf Mount Technol Mag, 11 (5 pp):
[2] DIELECTRIC STUDIES OF SOLDER PASTE FLUXES AND APPLICATIONS TO NO-CLEAN PASTE FORMULATIONS
RALEIGH, C
PRACK, E
SEVENTH IEEE/CHMT INTERNATIONAL ELECTRONIC MANUFACTURING TECHNOLOGY SYMPOSIUM: INTEGRATION OF THE MANUFACTURING FLOW - FROM RAW MATERIAL THROUGH SYSTEMS-LEVEL ASSEMBLY, 1989, : 307 - 309
[3] Development of a novel no-clean solder paste
King, C.
Ong, T.S.
Circuit World, 1993, 19 (04) : 44 - 47
[4] No-clean solder paste benchmarking, Part II
Lathrop, Richard R. Jr.
Circuits Assembly, 10 (06):
[5] No-clean solder paste benchmarking, part I
Heraeus Inc., Cermalloy Division, W. Conshohocken, PA 825-6050, United States
Circ Assem, 5 (36-42):
[6] Model study of low residue no-clean solder paste
Jaeger, P.A.
Lee, N.C.
Soldering and Surface Mount Technology, 1993, (13): : 51 - 55
[7] Cleaning No-clean Solder and Flux
Wack, Harald
Becht, Joachim
SMT Surface Mount Technology Magazine, 2010, 24 (02):
[8] Effect of post-reflow no-clean solder paste residue on electrical performance
Beikmohamadi, Allan
IEEE transactions on components, hybrids, and manufacturing technology, 1993, 16 (08): : 799 - 801
[9] Solder Joint Structure and Reliability of Board Level BGA Package Using No-Clean Curable Solder Paste
Han, Choi
Eunteak, Jung
Sojung, Lee
Junghwan, Bang
Junk, Kim
PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 193 - 196
[10] FINE FEATURE SOLDER PASTE PRINTING FOR SIP APPLICATIONS
Lim, Sze-Pei
Thum, Kenneth
Mackie, Andy
2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,

← 1 2 3 4 5 →