RISC-V Virtualization: Exploring Virtualization in an Open Instruction Set Architecture

被引:0
|
作者
Liang, Zhiyuan [1 ]
Li, Tianzheng [2 ]
Cui, Enfang [2 ]
机构
[1] China Telecom Res Inst, Guangzhou, Peoples R China
[2] China Telecom Res Inst, Beijing, Peoples R China
关键词
RISC-V; Virtualization; Instruction Set Architecture; CLOUD;
D O I
10.1145/3670105.3670188
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The RISC-V architecture is recognized for its open-source nature, simplicity, and versatility. Within the broader context of technological progress, the notable development arises with the integration of RISC-V into virtualization. In this complex technological landscape, where virtualization is fundamental to cloud computing, incorporating RISC-V capabilities seamlessly extends and aligns with this foundation. This paper explores RISC-V virtualization technology, delving into its concepts, challenges, and future prospects. We investigate the design of hypervisors optimized for RISC-V, highlighting both advantages and challenges. The paper concludes by addressing current issues and suggesting future research directions, contributing valuable insights to the evolving landscape of open ISA-based virtualization.
引用
收藏
页码:473 / 477
页数:5
相关论文
共 50 条
  • [1] RISC-V Instruction Set Architecture Extensions: A Survey
    Cui, Enfang
    Li, Tianzheng
    Wei, Qian
    [J]. IEEE ACCESS, 2023, 11 : 24696 - 24711
  • [2] CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration
    Sa, Bruno
    Valente, Luca
    Martins, Jose
    Rossi, Davide
    Benini, Luca
    Pinto, Sandro
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (11) : 1713 - 1726
  • [3] A First Look at RISC-V Virtualization From an Embedded Systems Perspective
    Sa, Bruno
    Martins, Jose
    Pinto, Sandro
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (09) : 2177 - 2190
  • [4] Holistic RISC-V Virtualization: CVA6-based SoC
    Sa, Bruno
    Marques, Francisco
    Rodriguez, Manuel
    Martins, Jose
    Pinto, Sandro
    [J]. PROCEEDINGS OF THE 20TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2023, CF 2023, 2023, : 389 - 390
  • [5] A RISC-V Instruction Set Processor-Micro-architecture Design and Analysis
    Raveendran, Aneesh
    Patil, Vinayak Baramu
    Selvakumar, David
    Desalphine, Vivian
    [J]. 2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [6] Microarchitecture based RISC-V Instruction Set Architecture for Low Power Application
    Deepika, R.
    Priyadharsini, S. M. Gopika
    Malar, M. Muthu
    Anand, I. Vivek
    [J]. JOURNAL OF PHARMACEUTICAL NEGATIVE RESULTS, 2022, 13 : 362 - 371
  • [7] MIPS and RISC-V: Evaluating Virtualization Trade-off for Edge Devices
    Moratelli, Carlos
    Tiburski, Ramao
    Johann, Sergio F.
    Moura, Emanuel
    de Matos, Everton
    Hessel, Fabiano
    [J]. 2022 IEEE 8TH WORLD FORUM ON INTERNET OF THINGS, WF-IOT, 2022,
  • [8] Efficient Processing-in-Memory System Based on RISC-V Instruction Set Architecture
    Lim, Jihwan
    Son, Jeonghun
    Yoo, Hoyoung
    [J]. ELECTRONICS, 2024, 13 (15)
  • [9] Evaluating RISC-V Vector Instruction Set Architecture Extension with Computer Vision Workloads
    Ruo-Shi Li
    Ping Peng
    Zhi-Yuan Shao
    Hai Jin
    Ran Zheng
    [J]. Journal of Computer Science and Technology, 2023, 38 : 807 - 820
  • [10] Energy-Efficient Exposed Datapath Architecture With a RISC-V Instruction Set Mode
    Hepola, Kari
    Multanen, Joonas
    Jaaskelainen, Pekka
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2024, 73 (02) : 560 - 573