BERT4Cache: a bidirectional encoder representations for data prefetching in cache

被引:0
|
作者
Shang, Jing [1 ]
Wu, Zhihui [1 ]
Xiao, Zhiwen [1 ]
Zhang, Yifei [1 ]
Wang, Jibin [1 ]
机构
[1] China Mobile Informat Technol Ctr, Beijing, Peoples R China
基金
国家重点研发计划; 中国国家自然科学基金;
关键词
fi cial intelligence; Text mining; Neural networks;
D O I
10.7717/peerj-cs.2258
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Cache plays a crucial role in improving system response time, alleviating server pressure, and achieving load balancing in various aspects of modern information systems. The data prefetch and cache replacement algorithms are significant fi cant factors influencing fl uencing caching performance. Due to the inability to learn user interests and preferences accurately, existing rule-based and data mining caching algorithms fail to capture the unique features of the user access behavior sequence, resulting in low cache hit rates. In this article, we introduce BERT4Cache, an end-to-end bidirectional Transformer model with attention for data prefetch in cache. BERT4Cache enhances cache hit rates and ultimately improves cache performance by predicting the user's ' s imminent future requested objects and prefetching them into the cache. In our thorough experiments, we show that BERT4Cache achieves superior results in hit rates and other metrics compared to generic reactive and advanced proactive caching strategies.
引用
收藏
页数:21
相关论文
共 50 条
  • [1] BERT4Cache: a bidirectional encoder representations for data prefetching in cache
    Shang, Jing
    Wu, Zhihui
    Xiao, Zhiwen
    Zhang, Yifei
    Wang, Jibin
    [J]. PeerJ Computer Science, 2024, 10 : 1 - 21
  • [2] Reducing cache pollution of prefetching in a small data cache
    Reungsang, P
    Park, SK
    Jeong, SW
    Roh, HL
    Lee, G
    [J]. 2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 530 - 533
  • [3] Data Cache Prefetching With Dynamic Adaptation
    Khan, Minhaj Ahmad
    [J]. COMPUTER JOURNAL, 2011, 54 (05): : 815 - 823
  • [4] Stride prefetching for the secondary data cache
    Ki, A
    Knowles, AE
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (12) : 1093 - 1102
  • [5] COMPILERS NEW ROLE IN DATA CACHE PREFETCHING
    CHI, CH
    [J]. INFORMATION PROCESSING '94, VOL I: TECHNOLOGY AND FOUNDATIONS, 1994, 51 : 189 - 194
  • [6] Graph4Cache: A Graph Neural Network Model for Cache Prefetching
    Shang, Jing
    Wu, Zhihui
    Xiao, Zhiwen
    Zhang, Yifei
    [J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2024, 61 (08): : 1945 - 1956
  • [7] Design considerations of high performance data cache with prefetching
    Chi, CH
    Yuan, YL
    [J]. EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 1243 - 1250
  • [8] Data Access History Cache and Associated Data Prefetching Mechanisms
    Chen, Yong
    Byna, Surendra
    Sun, Xian-He
    [J]. 2007 ACM/IEEE SC07 CONFERENCE, 2010, : 63 - 74
  • [9] Data cache prefetching using a Global History Buffer
    Nesbit, KJ
    Smith, JE
    [J]. 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 96 - 105
  • [10] Data cache prefetching using a global history buffer
    Nesbit, KJ
    Smith, JE
    [J]. IEEE MICRO, 2005, 25 (01) : 90 - 97