A 240-GHz Wideband LNA with Dual-Peak-Gmax Cores and Customized High-Speed Transistors in 40-nm CMOS

被引:0
|
作者
Chen, Yu-Kai [1 ]
Su, Wei-Zhe [1 ]
Tseng, Yi-Fan [1 ]
Li, Chun-Hsing [1 ]
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei, Taiwan
关键词
CMOS; low-noise amplifiers; reciprocal embedding networks; 6G; sub-THz; THz; transistor modeling; wideband; AMPLIFIER; GAIN; DESIGN;
D O I
10.1109/MS40175.2024.10600300
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 240-GHz wideband low-noise amplifier (LNA) incorporating high-speed customized transistors and dual-peak-G(max) cores is proposed in this work for 6G applications. The customized transistors, designed and modeled using an electromagnetic modeling approach, reduce the gate resistance and the drain-to-gate capacitance, enhancing f(max) from 288 to 394 GHz. The dual- peak-G(max) core utilizes a reciprocal embedding network consisting of two pre-embedding transmission lines and a DC-isolated Y-embedding transmission line to achieve maximum gain conditions at 221 and 261 GHz simultaneously, enabling the LNA to exhibit wideband characteristics efficiently. Implemented in a 40-nm digital CMOS technology, the proposed LNA shows a measured power gain of 16.2 dB at 220 GHz with a 3-dB bandwidth spanning from 208.6 to 223.6 GHz and a simulated noise figure of 11.5 dB while only consuming 34.7 mW from a 0.9-V supply. The measured output 1-dB compression point is -5.3 dBm at 220 GHz.
引用
收藏
页码:223 / 226
页数:4
相关论文
共 11 条
  • [1] A 230-260GHz Wideband Amplifier in 65nm CMOS Based on Dual-Peak Gmax-core
    Park, Dae-Woong
    Utomo, Dzuhri Radityo
    Hong, Jong-Phil
    Lee, Sang-Gug
    [J]. 2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 301 - 302
  • [2] A 230-260GHz Wideband Amplifier in 65nm CMOS Based on Dual-Peak Gmax-core
    Park, Dae-Woong
    Utomo, Dzuhri Radityo
    Hong, Jong-Phil
    Lee, Sang-Gug
    [J]. 2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C300 - C301
  • [3] A 230-260-GHz Wideband and High-Gain Amplifier in 65-nm CMOS Based on Dual-Peak Gmax-Core
    Park, Dae-Woong
    Utomo, Dzuhri Radityo
    Lam, Bao Huu
    Lee, Sang-Gug
    Hong, Jong-Phil
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (06) : 1613 - 1623
  • [4] A Wideband Variable Gain LNA With High OIP3 for 5G Using 40-nm Bulk CMOS
    Elkholy, Mohamed
    Shakib, Sherif
    Dunworth, Jeremy
    Aparin, Vladimir
    Entesari, Kamran
    [J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2018, 28 (01) : 64 - 66
  • [5] An energy-efficient high-speed CMOS hybrid comparator with reduced delay time in 40-nm CMOS process
    Huang, Sen
    Diao, Shengxi
    Lin, Fujiang
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 89 (01) : 231 - 238
  • [6] An energy-efficient high-speed CMOS hybrid comparator with reduced delay time in 40-nm CMOS process
    Sen Huang
    Shengxi Diao
    Fujiang Lin
    [J]. Analog Integrated Circuits and Signal Processing, 2016, 89 : 231 - 238
  • [7] A High-Speed 2 x VDD Output Buffer With PVTL Detection Using 40-nm CMOS Technology
    Wang, Chua-Chin
    Tsai, Tsung-Yi
    Lin, Wei
    [J]. 2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
  • [8] A High-Speed 2xVDD Output Buffer With PVT Detection Using 40-nm CMOS Technology
    Wang, Chua-Chin
    Lu, Wen-Je
    Tseng, Hsin-Yuan
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2079 - 2082
  • [9] High-speed StrongARM-latch-based Bang-bang Phase Detector in 40-nm CMOS Technology
    Sung, Gaeryun
    Han, Jaeduk
    [J]. 18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 377 - 378
  • [10] A 6.5/17.5-GHz Dual-Channel Interferometer-based Capacitive Sensor in 65-nm CMOS for High-Speed Flow Cytometry
    Chien, Jun-Chau
    Anwar, Mekhail
    Yeh, Erh-Chia
    Lee, Luke P.
    Niknejad, Ali M.
    [J]. 2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,