SwInt: A Non-Blocking Switch-Based Silicon Photonic Interposer Network for 2.5D Machine Learning Accelerators

被引:0
|
作者
Taheri, Ebadollah [1 ]
Mahdian, Mohammad Amin [1 ]
Pasricha, Sudeep [1 ]
Nikdast, Mahdi [1 ]
机构
[1] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA
基金
美国国家科学基金会;
关键词
Chiplets; Optical switches; Bandwidth; Optical waveguides; Energy efficiency; Silicon photonics; Computer architecture; 2.5D networks; ML accelerators; chiplet systems; energy-efficiency; interposer network; COMPUTING SYSTEMS; PERFORMANCE;
D O I
10.1109/JETCAS.2024.3429354
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The surging demand for machine learning (ML) applications has emphasized the pressing need for efficient ML accelerators capable of addressing the computational and energy demands of increasingly complex ML models. However, the conventional monolithic design of large-scale ML accelerators on a single chip often entails prohibitively high fabrication costs. To address this challenge, this paper proposes a 2.5D chiplet-based architecture based on a silicon photonic interposer, called SwInt, to enable high bandwidth, low latency, and energy-efficient data movement on the interposer, for ML applications. Existing silicon photonic interposer implementations suffer from high power consumption attributed to their inefficient network designs, primarily relying on bus-based communication. Bus-based communication is not scalable, as it suffers from high power consumption of the optical laser due to cumulative losses on the readers and writers when the bandwidth per waveguide (i.e., wavelength division multiplexing degree) increases or the number of processing elements in ML accelerators scales up. SwInt incorporates a novel switch-based network designed using Mach-Zehnder Interferometer (MZI)-based switch cells for offering scalable interposer communication and reducing power consumption. The designed switch architecture avoids blocking using an efficient design, while minimizing the number of stages to offer a low-loss switch. Furthermore, the MZI switch cells are designed with a dividing state, enabling energy-efficient broadcast communication over the interposer and supporting broadcasting demand in ML accelerators. Additionally, we optimized and fabricated silicon photonic devices, Microring Resonators (MRRs) and MZIs, which are integral components of our network architecture. Our analysis shows that SwInt achieves, on average, 62% and 64% improvement in power consumption under, respectively, unicast and broadcast communication, resulting in 59.7% energy-efficiency improvement compared to the state-of-the-art silicon photonic interposers specifically designed for ML accelerators.
引用
收藏
页码:520 / 533
页数:14
相关论文
共 34 条
  • [1] Silicon Photonic 2.5D Interposer Networks for Overcoming Communication Bottlenecks in Scale-out Machine Learning Hardware Accelerators
    Sunny, Febin
    Taheri, Ebadollah
    Nikdast, Mahdi
    Pasricha, Sudeep
    2024 IEEE 42ND VLSI TEST SYMPOSIUM, VTS 2024, 2024,
  • [2] TRINE: A Tree-Based Silicon Photonic Interposer Network for Energy-Efficient 2.5D Machine Learning Acceleration
    Taheri, Ebadollah
    Mahdian, Mohammad Amin
    Pasricha, Sudeep
    Nikdast, Mahdi
    PROCEEDINGS OF THE 2023 16TH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES, NOCARC 2023, 2023, : 15 - 20
  • [3] Machine Learning Accelerators in 2.5D Chiplet Platforms with Silicon Photonics
    Sunny, Febin
    Taheri, Ebadollah
    Nikdast, Mahdi
    Pasricha, Sudeep
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [4] Modular architecture for fully non-blocking silicon photonic switch fabric
    Nikolova, Dessislava
    Calhoun, David M.
    Liu, Yang
    Rumley, Sebastien
    Novack, Ari
    Baehr-Jones, Tom
    Hochberg, Michael
    Bergman, Keren
    MICROSYSTEMS & NANOENGINEERING, 2017, 3
  • [5] Modular architecture for fully non-blocking silicon photonic switch fabric
    Dessislava Nikolova
    David M. Calhoun
    Yang Liu
    Sébastien Rumley
    Ari Novack
    Tom Baehr-Jones
    Michael Hochberg
    Keren Bergman
    Microsystems & Nanoengineering, 3
  • [6] ReSiPI: A Reconfigurable Silicon-Photonic 2.5D Chiplet Network with PCMs for Energy-Efficient Interposer Communication
    Taheri, Ebadollah
    Pasricha, Sudeep
    Nikdast, Mahdi
    2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
  • [7] Strictly Non-Blocking 8x8 Silicon Photonic Switch Based on Optical Phased Array
    Tanemura, Takuo
    Langouche, Lennart
    Nakano, Yoshiaki
    ECOC 2015 41ST EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION, 2015,
  • [8] Boundary scan based interconnect testing design for silicon interposer in 2.5D ICs
    Deng, Libao
    Sun, Ning
    Fu, Ning
    INTEGRATION-THE VLSI JOURNAL, 2020, 72 : 171 - 182
  • [9] Photonic Interconnects for Interposer-based 2.5D/3D Integrated Systems on a Chip
    Grani, Paolo
    Proietti, Roberto
    Akella, Venkatesh
    Ben Yoo, S. J.
    MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2016, : 377 - 386
  • [10] 2.5D Silicon Optical Interposer for 400 Gbps Electronic-Photonic Integrated Circuit Platform Packaging
    Kim, Do-Won
    Au, K. Y.
    Li, Hong Yu
    Luo, Xianshu
    Ye, Yong Liang
    Bhattacharya, Surya
    Lo, Guo Qiang
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,