Neural Self-Corrected Min-Sum Decoder for NR LDPC Codes

被引:2
|
作者
Kim, Taehyun [1 ]
Park, Joo Sung [1 ]
机构
[1] Samsung Elect, Samsung Res, Seoul 06765, South Korea
关键词
LDPC codes; iterative decoding; min-sum decoding; self-correction; deep learning;
D O I
10.1109/LCOMM.2024.3404110
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
In this letter, a neural self-corrected min-sum (NSCMS) decoder is proposed for 5G new radio (NR) low-density parity-check (LDPC) codes. Training in real-time on a rapidly changing channel requires low latency and minimal resource utilization. Unfortunately, typical neural decoders for LDPC codes use large and deep neural networks proportional to the code length, leading to latency and resource problems. In the network of NSCMS similar to network model pruning, certain nodes meeting the self correction condition are deleted and excluded from learning. This reduces the computational complexity of learning, compared to conventional networks. Thus, the NSCMS decoder has high practicality in real-time training using machine learning. Furthermore, self-correction allows for more reliable message-based learning and significantly improves performance. Simulation results demonstrate that NSCMS decoders exhibit lower error rates than previously proposed min-sum decoders.
引用
收藏
页码:1504 / 1508
页数:5
相关论文
共 50 条
  • [1] Self-Corrected Min-Sum decoding of LDPC codes
    Savin, Valentin
    2008 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS, VOLS 1-6, 2008, : 146 - 150
  • [2] Memory Efficient Implementation of Self-Corrected Min-Sum LDPC Decoder
    Boncalo, Oana
    Amaricai, Alexandru
    Savin, Valentin
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 295 - 298
  • [3] Improved algorithm based on self-corrected min-sum decoding for LDPC codes
    Jiang H.
    Xu H.-L.
    Jilin Daxue Xuebao (Gongxueban)/Journal of Jilin University (Engineering and Technology Edition), 2024, 54 (04): : 1136 - 1143
  • [4] Memory trade-offs in layered self-corrected min-sum LDPC decoders
    Boncalo, Oana
    Amaricai, Alexandru
    Mihancea, Petru Florin
    Savin, Valentin
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 87 (02) : 169 - 180
  • [5] Memory trade-offs in layered self-corrected min-sum LDPC decoders
    Oana Boncalo
    Alexandru Amaricai
    Petru Florin Mihancea
    Valentin Savin
    Analog Integrated Circuits and Signal Processing, 2016, 87 : 169 - 180
  • [6] An Enhanced Offset Min-Sum decoder for 50 LDPC Codes
    Cui, Hangxuan
    Khoa Le Trung
    Ghaffari, Fakhreddine
    Declercq, David
    Lin, Jun
    Wang, Zhongfeng
    PROCEEDINGS OF 2019 25TH ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS (APCC), 2019, : 490 - 495
  • [7] Neural Adjusted Min-Sum Decoding for LDPC Codes
    Yu, Haochen
    Zhao, Ming-Min
    Lei, Ming
    Zhao, Min-Jian
    2023 IEEE 98TH VEHICULAR TECHNOLOGY CONFERENCE, VTC2023-FALL, 2023,
  • [8] Neural Min-Sum Decoding for Generalized LDPC Codes
    Kwak, Hee-Youl
    Kim, Jae-Won
    Kim, Yongjune
    Kim, Sang-Hyo
    No, Jong-Seon
    IEEE COMMUNICATIONS LETTERS, 2022, 26 (12) : 2841 - 2845
  • [9] Min-Sum Decoder Architectures With Reduced Word Length for LDPC Codes
    Oh, Daesun
    Parhi, Keshab K.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (01) : 105 - 115
  • [10] NEURAL LAYERED MIN-SUM DECODING FOR PROTOGRAPH LDPC CODES
    Zhang, Dexin
    Dai, Jincheng
    Tan, Kailin
    Niu, Kai
    Chen, Mingzhe
    Poor, H. Vincent
    Cui, Shuguang
    2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), 2021, : 4845 - 4849